Datasheet

ManualsBrandsMAXIM INTEGRATED ManualsIntegrated Circuits (ICs)Timer IC t- real time clock Phantom clock SOIC 16 W

1 of 21

DESCRIPTION

The DS1315 Phantom Time Chip is a

combination of a CMOS timekeeper and a

nonvolatile memory controller. In the absence of

power, an external battery maintains the

timekeeping operation and provides power for a

CMOS static RAM. The watch keeps track of

hundredths of seconds, seconds, minutes, hours,

day, date, month, and year information. The last

day of the month is automatically adjusted for

months with fewer than 31 days, including leap

year correction. The watch operates in one of two

formats: a 12-hour mode with an AM/PM

indicator or a 24-hour mode. The nonvolatile

controller supplies all the necessary support

circuitry to convert a CMOS RAM to a

nonvolatile memory. The DS1315 can be

interfaced with either RAM or ROM without

leaving gaps in memory.

PIN CONFIGURATIONS

Pin Configurations continued at end of data sheet.

FEATURES

 Real-Time Clock Keeps Track of Hundredths

of Seconds, Seconds, Minutes, Hours, Days,

Date of the Month, Months, and Years

 Automatic Leap Year Correction Valid Up to

2100

 No Address Space Required to Communicate

with RTC

 Provides Nonvolatile Controller Functions for

Battery Backup of SRAM

 Supports Redundant Battery Attachment for

High-Reliability Applications

 Full ±10% V

Operating Range

 +3.3V or +5V Operation

 Industrial (-40°C to +85°C) Operating

Temperature Ranges Available

PIN DESCRIPTION

X1, X2 - 32.768kHz Crystal Connection

- Write Enable

BAT1 - Battery 1 Input

GND - Ground

D - Data Input

Q - Data Output

ROM/

RAM

- ROM/RAM Mode Select

CEO

- Chip Enable Output

CEI

- Chip Enable Input

- Output Enable

RST

- Reset

BAT2 - Battery 2 Input

CC0

- Switched Supply Output

CC1

- Power Supply Input

19-6080; Rev 11/11

www.dalsemi.com

PDIP (300 mils)

CC1

CC0

BAT2

RST

CEI

CEO

ROM/RAM

BAT1

GND

DS1315

Phant

om Time Chip

Summary of content (21 pages)

PAGE 1
9-6080; Rev 11/11 DS1315 Phantom Time Chip www.dalsemi.com DESCRIPTION The DS1315 Phantom Time Chip is a combination of a CMOS timekeeper and a nonvolatile memory controller. In the absence of power, an external battery maintains the timekeeping operation and provides power for a CMOS static RAM. The watch keeps track of hundredths of seconds, seconds, minutes, hours, day, date, month, and year information.
PAGE 2
DS1315 Phantom Time Chip ORDERING INFORMATION PART DS1315-33+ DS1315N-33+ TEMP RANGE 0°C to +70°C VOLTAGE PIN-PACKAGE (V) 3.3 16 PDIP (300 mils) TOP MARK* DS1315 336 -40°C to +85°C 3.3 16 PDIP (300 mils) DS1315 336 0°C to +70°C 5 16 PDIP (300 mils) DS1315 56 DS1315N-5+ -40°C to +85°C 5 16 PDIP (300 mils) DS1315 56 DS1315E-33+ 0°C to +70°C 3.3 20 TSSOP (4.4mm) DS1315E XXXX-336 DS1315EN-33+ -40°C to +85°C 3.3 20 TSSOP (4.4mm) DS1315E XXXX-336 DS1315EN-33+T&R -40°C to +85°C 3.
PAGE 3
DS1315 Phantom Time Chip Figure 1.
PAGE 4
DS1315 Phantom Time Chip Operation Communication with the Time Chip is established by pattern recognition of a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on data in (D). All accesses which occur prior to recognition of the 64-bit pattern are directed to memory via the chip enable output pin ( CEO ).
PAGE 5
DS1315 Phantom Time Chip Figure 2. Time Chip Comparison Register Definition Note: The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the Phantom Time Chip are less than 1 in 1019.
PAGE 6
DS1315 Phantom Time Chip Nonvolatile Controller Operation The operation of the nonvolatile controller circuits within the Time Chip is determined by the level of the ROM/ RAM select pin. When ROM/ RAM is connected to ground, the controller is set in the RAM mode and performs the circuit functions required to make CMOS RAM and the timekeeping function nonvolatile. A switch is provided to direct power from the battery inputs or VCCI to VCCO with a maximum voltage drop of 0.3 volts.
PAGE 7
DS1315 Phantom Time Chip Figure 4. ROM/Time Chip Interface Time Chip Register Information Time Chip information is contained in eight registers of 8 bits, each of which is sequentially accessed 1 bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the Time Chip registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 5.
PAGE 8
DS1315 Phantom Time Chip Zero Bits Registers 1, 2, 3, 4, 5, and 6 contain 1 or more bits that will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable. Figure 5.
PAGE 9
DS1315 Phantom Time Chip ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground Operating Temperature Range, Commercial Operating Temperature Range, Industrial Storage Temperature Range Soldering Temperature (reflow) Lead Temperature (soldering, 10s) -0.3V to +6.
PAGE 10
DS1315 Phantom Time Chip DC POWER-DOWN ELECTRICAL CHARACTERISTICS (VCC < 4.5V, TA = Over the operating range.) PARAMETER SYMBOL MIN VCCI - 0.2 or VCEO CEO Output Voltage VBAT1,2 0.2 VBAT1 or VBAT2 Battery IBAT Current Battery Backup Current ICCO2 @ VCCO = VBAT-0.2V TYP MAX UNITS NOTES V 8 0.5 µA 6 10 µA 9 AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/ RAM = GND (VCC = 5.0V ±10%, TA = Over the operating range.
PAGE 11
DS1315 Phantom Time Chip PARAMETER Write Cycle CEI Pulse Width OE Pulse Width Write Recovery Data Setup Data Hold Time RST Pulse Width SYMBOL tWC tCW tOW tWR tDS tDH tRST MIN 65 55 55 10 30 0 65 TYP MAX UNITS ns ns ns ns ns ns ns NOTES MAX UNITS NOTES 3 mA 6 100 mA 7 2 mA 6 1.1 mA 6 +1 µA +1 µA 4 5 5 DC OPERATING ELECTRICAL CHARACTERISTICS (VCC = 3.3V ±10%, TA = Over the operating range.
PAGE 12
DS1315 Phantom Time Chip AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/ RAM = GND (VCC = 3.3V ±10%, TA = Over the operating range.
PAGE 13
DS1315 Phantom Time Chip AC ELECTRICAL OPERATING CHARACTERISTICS—ROM/ RAM = VCCO (VCC = 3.3V ±10%, TA = Over the operating range.
PAGE 14
DS1315 Phantom Time Chip Figure 6. Timing Diagram: Read Cycle to Time Chip ROM/ RAM = GND Figure 7.
PAGE 15
DS1315 Phantom Time Chip Figure 8. Timing Diagram: Read Cycle to Time Chip ROM/ RAM = VCCO Figure 9.
PAGE 16
DS1315 Phantom Time Chip Figure 10. Timing Diagram: Reset Pulse tRST RST 5V DEVICE POWER-UP/POWER-DOWN CHARACTERISTICS— ROM/ RAM = VCCO OR GND (TA = 0°C to +70°C) PARAMETER Recovery Time at Power-Up VCC Slew Rate Power-Down VPF(max) to VPF(min) VCC Slew Rate Power-Down VPF(min) to VSW VCC Slew Rate Power-Up VPF(min) to VPF(max) CEI High to Power-Fail CEI Propagation Delay SYMBOL tREC MIN 1.5 tF UNITS ms NOTES 11 300 µs 11 tFB 10 µs 11 tR 0 µs 11 µs ns 11 2, 3, 11 tPF tPD TYP MAX 2.
PAGE 17
DS1315 Phantom Time Chip Figure 12. 5V Power-Down Condition 3.3V DEVICE POWER-UP POWER-DOWN CHARACTERISTICS— ROM/ RAM = VCCO OR GND (TA = 0°C to +70°C) PARAMETER Recovery Time at Power-Up VCC Slew Rate Power-Down VPF(max) to VPF(min) VCC Slew Rate Power-Up VPF(min) to VPF(max) CEI High to Power-Fail CEI Propagation Delay SYMBOL tREC MIN 1.5 tF UNITS ms NOTES 12 300 µs 12 tR 0 µs 12 tPF tPD 0 µs ns 12 2, 3, 11 17 of 21 TYP MAX 2.
PAGE 18
DS1315 Phantom Time Chip NOTES: 1) 2) 3) 4) All voltages are referenced to ground. Measured with load shown in Figure 15. Input pulse rise and fall times equal 10ns. tWR is a function of the latter occurring edge of WE or CE in RAM mode, or OE or CE in ROM mode. 5) tDH and tDS are functions of the first occurring edge of WE or CE in RAM mode, or OE or CE in ROM mode. 6) Measured without RAM connected. 7) ICCO1 is the maximum average load current the DS1315 can supply to external memory.
PAGE 19
DS1315 Phantom Time Chip Figure 14. 3.3V Power-Down Condition Figure 15.
PAGE 20
DS1315 Phantom Time Chip PIN CONFIGURATIONS (continued) X1 1 16 VCC1 X1 1 20 VCC1 X2 2 15 VCC0 X2 2 19 VCC0 WE 3 14 BAT2 WE 3 18 BAT2 BAT1 4 13 RST 5 12 OE 17 16 NC GND NC BAT1 4 D 6 11 CEI GND 15 OE Q 7 10 CEO NC 6 7 14 NC GND 8 9 D 8 13 CEI Q 9 12 CEO GND 10 11 ROM/RAM ROM/RAM 16-Pin SO (300 mil) 5 RST 20-Pin TSSOP PACKAGE INFORMATION For the latest package outline information and land patterns (footprints), go to www.maxim-ic.
PAGE 21
DS1315 Phantom Time Chip REVISION HISTORY REVISION DATE 11/11 DESCRIPTION Updated the Features, Ordering Information, AM/PM/12/24-MODE, Absolute Maximum Ratings, and Package Information sections PAGES CHANGED 1, 2, 7, 9, 20 21 of 21 Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.