Datasheet

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800.
For small orders, phone 408-737-7600 ext. 3468.
_______________General Description
The MAX1005 is a combined digitizer and reconstruc-
tion integrated circuit designed to work in systems that
demodulate and modulate communications signals. It
integrates IF undersampling and signal synthesis func-
tions into a single, low-power circuit. Its analog-to-
digital converter (ADC) is used to directly sample or
undersample a downconverted RF signal, while its
digital-to-analog converter (DAC) recreates the IF sub-
carrier and transmission data. The MAX1005’s ADC is
ideal for undersampling applications, due to the analog
input amplifier’s wide (15MHz) bandwidth. The DAC
has very low glitch energy, which minimizes the trans-
mission of unwanted spurious signals. An on-chip
reference provides for low-noise ADC and DAC conver-
sions.
The MAX1005 provides a high level of signal integrity
from a low power budget. It operates from a single
power supply, or from separate analog and digital sup-
plies with independent voltages ranging from +2.7V to
+5.5V. The MAX1005 can operate with an unregulated
analog supply of 5.5V and a regulated digital supply
down to 2.7V. This flexible power-supply operation
saves additional power in complex digital systems.
The MAX1005 has three operating modes: transmit
(DAC active), receive (ADC active), and shutdown
(ADC and DAC inactive). In shutdown mode, the total
supply current drops below 1µA. The device requires
only 2.4µs to wake up from shutdown mode. The
MAX1005 is ideal for hand-held, as well as base-station
applications. It is available in a tiny 16-pin QSOP pack-
age specified for operation over both the commercial
and extended temperature ranges.
________________________Applications
PWT1900
PHS/P
Wireless Loops
PCS/N
____________________________Features
Differential-Input, 5-Bit ADC
Differential-Output, 7-Bit DAC
15Msps Min Conversion Rate
25MHz -1dB Full-Power Bandwidth
44dB SFDR for ADC
39dB at 10.7MHz SFDR (Imaged) for DAC
Internal Voltage Reference
Parallel Logic Interface
Single-Supply Operation (+2.7V to +5.5V)
0.1µA Low-Power Shutdown Mode
MAX1005
IF Undersampler
________________________________________________________________
Maxim Integrated Products
1
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
VCCD CLK
D0
D1
D2
D3
D4
D5
D6
TOP VIEW
MAX1005
QSOP
DGND
RXEN
TXEN
AIO+
AIO-
AGND
VCCA
__________________Pin Configuration
19-1291; Rev 0; 9/97
PART
MAX1005CEE
MAX1005EEE -40°C to +85°C
0°C to +70°C
TEMP. RANGE PIN-PACKAGE
16 QSOP
16 QSOP
______________Ordering Information
Functional Diagram appears at end of data sheet.

Summary of content (8 pages)