Datasheet

ManualsBrandsMAXIM INTEGRATED ManualsData collecting ICsData acquisition IC - AD converter (ADC) External , Internal LQFP 48

19-3052; Rev 5; 3/11

General Description

The MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–

MAX1314 12-bit, analog-to-digital converters (ADCs) offer

eight, four, or two independent input channels.

Independent track-and-hold (T/H) circuitry provides simul-

taneous sampling for each channel. The MAX1304/

MAX1305/MAX1306 provide a 0 to +5V input range with

±6V fault-tolerant inputs. The MAX1308/MAX1309/

MAX1310 provide a ±5V input range with ±16.5V fault-tol-

erant inputs. The MAX1312/MAX1313/MAX1314 have a

±10V input range with ±16.5V fault-tolerant inputs. These

ADCs convert two channels in 0.9µs, and up to eight

channels in 1.98µs, with an 8-channel throughput of

456ksps per channel. Other features include a 20MHz T/H

input bandwidth, internal clock, internal (+2.5V) or external

(+2.0V to +3.0V) reference, and power-saving modes.

A 20MHz, 12-bit, bidirectional parallel data bus pro-

vides the conversion results and accepts digital inputs

that activate each channel individually.

All devices operate from a +4.75V to +5.25V analog supply

and a +2.7V to +5.25V digital supply and consume 57mA

total supply current when fully operational.

Each device is available in a 48-pin 7mm x 7mm LQFP

package and operates over the extended -40°C to

+85°C temperature range.

Applications

SIN/COS Position Encoder

Multiphase Motor Control

Multiphase Power Monitoring

Power-Grid Synchronization

Power-Factor Monitoring

Vibration and Waveform Analysis

Features

o Up to Eight Channels of Simultaneous Sampling

8ns Aperture Delay

100ps Channel-to-Channel T/H Match

o Extended Input Ranges

0 to +5V (MAX1304/MAX1305/MAX1306)

-5V to +5V (MAX1308/MAX1309/MAX1310)

-10V to +10V (MAX1312/MAX1313/MAX1314)

o Fast Conversion Time

One Channel in 0.72µs

Two Channels in 0.9µs

Four Channels in 1.26µs

Eight Channels in 1.98µs

o High Throughput

1075ksps/Channel for One Channel

901ksps/Channel for Two Channels

680ksps/Channel for Four Channels

456ksps/Channel for Eight Channels

o ±1 LSB INL, ±0.9 LSB DNL (max)

o 84dBc SFDR, -86dBc THD, 71dB SINAD,

= 500kHz at 0.4dBFS

o 12-Bit, 20MHz, Parallel Interface

o Internal or External Clock

o +2.5V Internal Reference or +2.0V to +3.0V

External Reference

o +5V Analog Supply, +3V to +5V Digital Supply

55mA Analog Supply Current

1.3mA Digital Supply Current

Shutdown and Power-Saving Modes

o 48-Pin LQFP Package (7mm x 7mm Footprint)

MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314

8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs

with ±10V, ±5V, and 0 to +5V Analog Input Ranges

________________________________________________________________

Maxim Integrated Products

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,

or visit Maxim’s website at www.maxim-ic.com.

Ordering Information

EVALUATION KIT

AVAILABLE

Pin Configurations appear at end of data sheet.

PART TEMP RANGE PIN-PACKAGE

MAX1304ECM+ -40°C to +85°C 48 LQFP

MAX1304ECM/V+ -40°C to +85°C 48 LQFP

MAX1305ECM+ -40°C to +85°C 48 LQFP

MAX1306ECM+ -40°C to +85°C 48 LQFP

MAX1308ECM+ -40°C to +85°C 48 LQFP

MAX1308ECM/V+ -40°C to +85°C 48 LQFP

MAX1309ECM+ -40°C to +85°C 48 LQFP

MAX1309ECM/V+ -40°C to +85°C 48 LQFP

MAX1310ECM+ -40°C to +85°C 48 LQFP

MAX1312ECM+ -40°C to +85°C 48 LQFP

MAX1313ECM+ -40°C to +85°C 48 LQFP

MAX1314ECM+ -40°C to +85°C 48 LQFP

Selector Guide

PART INPUT RANGE (V) CHANNEL COUNT

MAX1304ECM 0 to +5 8

MAX1305ECM 0 to +5 4

MAX1306ECM 0 to +5 2

MAX1308ECM ±5 8

MAX1309ECM ±5 4

MAX1310ECM ±5 2

MAX1312ECM ±10 8

MAX1313ECM ±10 4

MAX1314ECM ±10 2

Denotes a lead(Pb)-free/RoHS-compliant package.

/V denotes an automotive qualified part.

Summary of content (37 pages)

PAGE 1
9-3052; Rev 5; 3/11 KIT ATION EVALU E L B AVAILA 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges The MAX1304–MAX1306/MAX1308–MAX1310/MAX1312– MAX1314 12-bit, analog-to-digital converters (ADCs) offer eight, four, or two independent input channels. Independent track-and-hold (T/H) circuitry provides simultaneous sampling for each channel. The MAX1304/ MAX1305/MAX1306 provide a 0 to +5V input range with ±6V fault-tolerant inputs.
PAGE 2
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges ABSOLUTE MAXIMUM RATINGS AVDD to AGND.........................................................-0.3V to +6V DVDD to DGND ........................................................-0.3V to +6V AGND to DGND.....................................................-0.3V to +0.3V CH0–CH7, I.C. to AGND (MAX1304/MAX1305/MAX1306)....±6V CH0–CH7, I.C.
PAGE 3
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, TA = TMIN to TMAX, unless otherwise noted.
PAGE 4
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges ELECTRICAL CHARACTERISTICS (continued) (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.
PAGE 5
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), SHDN = DGND, TA = TMIN to TMAX, unless otherwise noted.
PAGE 6
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges ELECTRICAL CHARACTERISTICS (continued) (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.
PAGE 7
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges DIFFERENTIAL NONLINEARITY vs. DIGITAL OUTPUT CODE INTEGRAL NONLINEARITY vs. DIGITAL OUTPUT CODE 0.8 0.6 0.4 0.4 0.2 0.2 DNL (LSB) 0 -0.2 0 -0.2 -0.4 -0.4 -0.6 -0.6 -0.8 -0.8 -1.0 -1.0 0 0 512 1024 1536 2048 2560 3072 3584 4096 512 1024 1536 2048 2560 3072 3584 4096 DIGITAL OUTPUT CODE DIGITAL OUTPUT CODE OFFSET ERROR vs. ANALOG SUPPLY VOLTAGE OFFSET ERROR vs.
PAGE 8
Typical Operating Characteristics (continued) (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), fIN = 500kHz, AIN = -0.4dBFS. TA = +25°C, unless otherwise noted.) (Figures 3 and 4) SMALL-SIGNAL BANDWIDTH vs.
PAGE 9
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges SIGNAL-TO-NOISE PLUS DISTORTION vs. CLOCK FREQUENCY SIGNAL-TO-NOISE RATIO vs. CLOCK FREQUENCY 78 76 78 76 74 SINAD (dB) 72 70 68 72 70 68 66 66 64 64 62 62 60 60 0 5 10 15 20 0 25 5 10 15 20 fCLK (MHz) fCLK (MHz) TOTAL HARMONIC DISTORTION vs. CLOCK FREQUENCY SPURIOUS-FREE DYNAMIC RANGE vs.
PAGE 10
Typical Operating Characteristics (continued) (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), fIN = 500kHz, AIN = -0.4dBFS. TA = +25°C, unless otherwise noted.) (Figures 3 and 4) SIGNAL-TO-NOISE PLUS DISTORTION vs.
PAGE 11
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), fIN = 500kHz, AIN = -0.4dBFS. TA = +25°C, unless otherwise noted.
PAGE 12
Typical Operating Characteristics (continued) (VAVDD = +5V, VDVDD = +3V, VAGND = VDGND = 0V, VREF = VREFMS = +2.5V (external reference), CREF = CREFMS = 0.1µF, CREF+ = CREF- = 0.1µF, CREF+-to-REF- = 2.2µF || 0.1µF, CCOM = 2.2µF || 0.1µF, CMSV = 2.2µF || 0.1µF (unipolar devices), MSV = AGND (bipolar devices), fCLK = 16.67MHz 50% duty cycle, INTCLK/EXTCLK = AGND (external clock), fIN = 500kHz, AIN = -0.4dBFS. TA = +25°C, unless otherwise noted.
PAGE 13
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges PIN MAX1304 MAX1308 MAX1312 MAX1305 MAX1309 MAX1313 MAX1306 MAX1310 MAX1314 NAME 1, 15, 17 1, 15, 17 1, 15, 17 AVDD Analog Power Input. AVDD is the power input for the analog section of the converter. Apply +5V to AVDD. Connect all AVDD pins together. See the Layout, Grounding, and Bypassing section for additional information.
PAGE 14
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Pin Description (continued) PIN MAX1304 MAX1308 MAX1312 MAX1305 MAX1309 MAX1313 MAX1306 MAX1310 MAX1314 NAME FUNCTION 20 20 20 REF+ Positive Reference Bypass. Bypass REF+ with a 0.1µF capacitor to AGND. Also bypass REF+ to REF- with a 2.2µF and a 0.1µF capacitor. VREF+ = VCOM + VREF/2. 21 21 21 COM Reference Common Bypass.
PAGE 15
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges PIN MAX1304 MAX1308 MAX1312 MAX1305 MAX1309 MAX1313 MAX1306 MAX1310 MAX1314 NAME FUNCTION 44 44 44 CS Chip-Select Input. Pulling CS low activates the digital interface. Forcing CS high places D0–D11 in high-impedance mode. 45 45 45 CONVST Conversion Start Input. Driving CONVST high initiates the conversion process. The analog inputs are sampled on the rising edge of CONVST.
PAGE 16
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges MAX1304–MAX1306 MAX1308–MAX1310 MAX1312–MAX1314 AVDD CH0 DVDD D11 T/H 12-BIT ADC 8x1 MUX CH7 D8 8 x 12 SRAM OUTPUT DRIVERS T/H D7 D0 MSV CONFIGURATION REGISTER * WR CS REF+ COM REF- INTERFACE AND CONTROL RD CONVST SHDN 5kΩ INTCLK/EXTCLK REF CLK 5kΩ CHSHDN REFMS EOC 2.
PAGE 17
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges DVDD 0.1µF 1 0.1µF 15 0.1µF 17 BIPOLAR CONFIGURATION 18 0.01µF 19 AVDD DGND AVDD CLK REFMS MAX1308 MAX1312 CONVST CS WR 0.1µF 20 REF+ 0.1µF 2.2µF RD EOLC 22 REF0.1µF SHDN MSV REF EOC 24, 39 GND 48 47 46 45 44 43 DIGITAL INTERFACE AND CONTROL 42 41 40 2.2µF D11 21 0.1µF GND +2.7V TO +5.25V 0.
PAGE 18
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges +5V 0.1µF 1 0.1µF 15 0.1µF 17 DVDD AVDD 25, 38 +2.7V TO +5.25V 0.1µF AVDD DGND AVDD 24, 39 GND 2.2µF 6 0.1µF MSV SHDN CLK 0.01µF UNIPOLAR CONFIGURATION CHSHDN 18 0.01µF 19 REFMS CONVST MAX1304 REF CS WR 0.1µF 20 RD REF+ 0.1µF 2.2µF EOLC EOC 22 48 47 46 45 44 43 DIGITAL INTERFACE AND CONTROL 42 41 40 REF0.1µF 2.
PAGE 19
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges AVDD *RSOURCE CH_ OVERVOLTAGE PROTECTION CLAMP 2.5pF R1 CHOLD Selecting an Input Buffer ANALOG SIGNAL SOURCE UNDERVOLTAGE PROTECTION CLAMP CSAMPLE R2 VBIAS *MINIMIZE RSOURCE TO AVOID GAIN ERROR AND DISTORTION. PART MAX1304 MAX1305 MAX1306 MAX1308 MAX1309 MAX1310 MAX1312 MAX1313 MAX1314 INPUT RANGE (V) R1 (kΩ) R2 (kΩ) VBIAS (V) 0 TO +5 3.33 5.00 0.90 ±5 6.67 2.86 2.50 ±10 13.33 2.35 2.
PAGE 20
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Data Throughput Clock Modes The data throughput (fTH) of the MAX1304–MAX1306/ MAX1308–MAX1310/MAX1312–MAX1314 is a function of the clock speed (fCLK). In internal clock mode, fCLK = 15MHz (typ). In external clock mode, 100kHz ≤ fCLK ≤ 20MHz.
PAGE 21
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Digital Interface The bidirectional parallel digital interface allows for setting the 8-bit configuration register (see the Configuration Register section) and reading the 12-bit conversion result.
PAGE 22
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges SAMPLE INSTANT tACQ CONVST HOLD TRACK tCONV TRACK tNEXT EOC tEOC tCVEOLCD EOLC tQUIET ≥ 50ns CS* tCTR tRDH tRTC RD tACC tRDL CH0 D0–D11 CH1 tREQ *CS CAN BE LOW AT ALL TIMES, LOW DURING THE RD CYCLES, OR THE SAME AS RD. Figure 7.
PAGE 23
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges tACQ CONVST HOLD TRACK tCNTC CLK TRACK tCLK 1 2 3 12 tCLKH 13 14 tCLKL 15 16 17 tNEXT tEOCD 18 19 1 tEOCD EOC tCONV tEOC tEOLCD tCVEOLCD EOLC tQUIET ≥ 50ns CS* tCTR tRTC tRDH RD tACC tRDL CH3 D0–D11 CH7 tREQ *CS CAN BE LOW AT ALL TIMES, LOW DURING THE RD CYCLES, OR THE SAME AS RD. Figure 8.
PAGE 24
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges CONVST EOC ONLY LAST PULSE SHOWN tCVEOLCD tEOC EOLC CS* tRTC tCTR tRDL tRDH tQUIET = 50ns RD D0–D11 CH0 tACC CH1 CH2 CH3 CH4 CH5 CH6 CH7 tREQ * CS CAN BE LOW AT ALL TIMES, LOW DURING THE RD CYCLES, OR THE SAME AS RD. Figure 9.
PAGE 25
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 CS* tACQ tACQ CONVST CONFIGURATION REGISTER UPDATES DUMMY CONVERSION START FIRST ACCURATE CONVERSION START WR CONFIGURATION REGISTER POWERS UP ONE OR MORE CHANNELS D0–D7 DATA IN tWAKE ≥ 1ms 1 2 3 4 5 12 13 1 CLK EOC EOLC *CS CAN BE LOW AT ALL TIMES, LOW DURING THE RD CYCLES, OR THE SAME AS RD. Figure 10.
PAGE 26
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges erence voltage by driving REF with a +2.0V to +3.0V external reference. As shown in Figure 2, the REF input impedance is 5kΩ. For more information about using external references see the Transfer Functions section. To avoid the timing requirements associated with powering up an analog channel, force CHSHDN high.
PAGE 27
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Unipolar 0 to +5V Devices Table 5 and Figure 12 show the offset binary transfer function for the MAX1304/MAX1305/MAX1306 with a 0 to +5V input range. The full-scale input range (FSR) is two times the voltage at REF. The internal +2.5V reference gives a +5V FSR, while an external +2V to +3V reference allows an FSR of +4V to +6V, respectively.
PAGE 28
Bipolar ±5V Devices Table 6 and Figure 13 show the two’s complement transfer function for the ±5V input range MAX1308/MAX1309/ MAX1310. The FSR is four times the voltage at REF. The internal +2.5V reference gives a +10V FSR, while an external +2V to +3V reference allows an FSR of +8V to +12V respectively. Calculate the LSB size using: 1 LSB = 4 x VREF 212 which equals 2.44mV when using a 2.5V reference. The input range is centered about V MSV.
PAGE 29
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges 1 LSB = 8 x VREF 212 which equals 4.88mV with a +2.5V reference. The input range is centered about V MSV. Normally, MSV = AGND, and the input is symmetrical about zero. For a custom midscale voltage, drive MSV with an external voltage source. Noise present on MSV directly couples into the ADC result.
PAGE 30
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges 3-Phase Motor Controller The MAX1304–MAX1306/MAX1308–MAX1310/MAX1312– MAX1314 are ideally suited for motor-control systems (Figure 15). The devices’ simultaneously sampled inputs eliminate the need for complicated DSP algo- rithms that realign sequentially sampled data into a simultaneous sample set.
PAGE 31
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges ously sampled eight channels eliminate the need for complicated DSP algorithms that realign sequentially sampled data into a simultaneous sample set.
PAGE 32
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Layout, Grounding, and Bypassing For best performance use PC boards. Board layout must ensure that digital and analog signal lines are separated from each other. Do not run analog and digital lines parallel to one another (especially clock lines), and do not run digital lines underneath the ADC package.
PAGE 33
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Effective Number of Bits (ENOB) ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC’s error consists of quantization noise only.
PAGE 34
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Aperture Jitter Small-Signal Bandwidth Aperture Jitter (tAJ) is the sample-to-sample variation in aperture delay. A small -20dBFS analog input signal is applied to an ADC so that the signal’s slew rate does not limit the ADC’s performance.
PAGE 35
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges MAX1304 MAX1308 MAX1312 7 8 30 29 37 38 39 40 41 42 43 44 45 46 5 32 6 31 MAX1305 MAX1309 MAX1313 7 8 30 29 28 10 27 11 26 12 25 D8 D7 D6 D5 D4 D3 D2 D1 D0 DVDD INTCLK/EXTCLK AGND AVDD AGND AVDD REFMS REF REF+ COM REFAGND DGND 13 9 24 23 22 21 33 INTCLK/EXTCLK AGND AVDD AGND AVDD REFMS REF REF+ COM REFAGND DGND 20 25 19 12 18 26 17 11 16 27 15 10 14 28 13 9
PAGE 36
MAX1304–MAX1306/MAX1308–MAX1310/MAX1312–MAX1314 8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges Package Information Chip Information PROCESS: 0.6µm BiCMOS For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only.
PAGE 37
8-/4-/2-Channel, 12-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges REVISION NUMBER REVISION DATE 4 8/09 Added automotive part numbers 4/11 Revised Ordering Information, Absolute Maximum Ratings, Electrical Characteristics, Typical Operating Characteristics, Pin Description, Tables 4, 6, and 7, Figures 2, 3, and 7, DC Power-Supply Rejection (PSRR) section, Pin Configurations, and Package Information.