Datasheet

Figure 7. DC histogram using external power; a 5V input signal; a 20ksps sample rate; 65,536 samples; a code
spread of 7 LSBs with 98.5% of the codes falling within the three center LSBs; and a standard deviation of
0.651.
All Design Files
Download all design files.
Hardware Files
Schematic
Bill of materials (BOM)
PCB layout
PCB Gerber
PCB CAD (PADS 9.0)
Firmware Files
Nexys 3 platform (Spartan-6)
ZedBoard platform (Zynq-7000)
Buy Reference Design
Fresno (MAXREFDES11#)
Page 10 of 11