Datasheet
The MAX5316 (U2) is a high-accuracy, 16-bit, buffered voltage-output DAC. The device features ±1 LSB
integral nonlinearity (INL) (max) accuracy and a ±1 LSB differential nonlinearity (DNL) (max) accuracy
over the -40°C to +105°C. A separate -1.25V AVSS supply allows the output amplifier to go to 0V (GND)
while maintaining full linearity performance. For lower deadband requirements, the feature-reduced
MAX5216 DAC can be used instead.
The MAX6126 (U3) drives the analog output conditioner and the DAC's reference input with an ultra-
high-precision 4.096V voltage reference with 0.02% initial accuracy and a 3ppm/°C maximum
temperature coefficient (tempco).
The DAC’s output directly drives the conditioner’s input with no external components, making the
interface simple.
The MAX13253 (U4) provides an isolated, functional insulation class power solution that accepts 3.3V
and converts it to ±6V using an isolation transformer. Post-regulation is accomplished using the
MAX1659 LDO (U5) for the 5V output, and the MAX1735 (U6) for the -1.25V output.
Data isolation between the subsystem and the controller is accomplished using the MAX14850 (U7)
digital data isolator. The combined power and data isolation achieved is 600V
RMS
.
Detailed Description of Firmware for LX9 and ZedBoard
Platforms
Table 2 shows the currently supported platforms and ports. Support for additional platforms may be
added periodically under Firmware Files in the All Design Files section.
The Carmel firmware released for the LX9 development kit targets a Microblaze
™
soft-core
microcontroller placed inside a Xilinx
®
Spartan
®
-6 FPGA. The Carmel firmware also supports the
ZedBoard kit and targets an ARM
®
Cortex
®
-A9 processor placed inside a Xilinx Zynq system-on-chip
(SoC).
The firmware is a working example of how to initiate the system and wait for a user’s input. A user can
select the output mode and type in the DAC input code. The simple process flow is shown in Figure 2.
The firmware is written in C using the Xilinx software development kit (SDK) tool, which is based on the
Eclipse
™
open source standard. Custom Carmel-specific design functions were created utilizing the
standard Xilinx XSpi core version 3.03a. The SPI clock frequency is set to 3.125MHz.
Page 4 of 10