Datasheet

PIC32MX5XX/6XX/7XX
DS61156D-page 186 © 2010 Microchip Technology Inc.
FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS
VDD
VPOR
Note 1: The power-up period will be extended if the power-up sequence completes before the device exits from BOR
(V
DD < VDDMIN).
2: Includes interval voltage regulator stabilization delay.
3: Power-up Timer (PWRT); only active when the internal voltage regulator is disabled.
SY00
Power-up Sequence
(Note 2)
VDD
VPOR
VDDCORE
External VDDCORE Provided
Internal Voltage Regulator Enabled
(TPU)
SY10
SY01
Power-up Sequence
(Note 3)
CPU Starts Fetching Code
CPU Starts Fetching Code
(TPWRT)
Clock Sources = (HS, HSPLL, XT, XTPLL and SOSC)
V
DD
VPOR
SY00
Power-up Sequence
(Note 2)
Internal Voltage Regulator Enabled
(TPU)
(T
SYSDLY)
CPU Starts Fetching Code
(Note 1)
(Note 1)
(Note 1)
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)
Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)
(TOST)
SY02
(T
SYSDLY)
SY02
(T
SYSDLY)
SY02