Technical data

Mixed VHDL/Verilog simulation
8-80 ModelSim EE/SE Tutorial
Before you quit, try experimenting with some of the commands you’ve learned
from Lesson 1. Note that in this design, “clk” is already driven, so you won’t need
to use the force command.
14 When you’re ready to quit simulating, enter the command:
quit -force