Typewriter User Manual

MOTOROLA MC68340 USER’S MANUAL 4- 23
value of $0 prevents arbitration and causes all SIM40 interrupts, including external
interrupts, to be discarded as extraneous.
4.3.2.2 AUTOVECTOR REGISTER (AVR). The AVR contains bits that correspond to
external interrupt levels that require an autovector response. Setting a bit allows the
SIM40 to assert an internal
AVEC during the IACK cycle in response to the specified
interrupt request level. This register can be read and written at any time.
AVR $006
76543210
AV7 AV6 AV5 AV4 AV3 AV2 AV1 0
RESET:
00000000
Supervisor Only
NOTE:
The IARB field in the MCR must contain a value other than $0
for the SIM40 to autovector for external interrupts.
4.3.2.3 RESET STATUS REGISTER (RSR). The RSR contains a bit for each reset source
to the SIM40. A set bit indicates the last type of reset that occurred, and only one bit can
be set in the register. The RSR is updated by the reset control logic when the SIM40
comes out of reset. This register can be read at any time; a write has no effect. For more
information, see Section 3 Bus Operation.
RSR $007
76543210
EXT POW SW DBF 0 LOC SYS 0
Supervisor Only
EXT—External Reset
1 = The last reset was caused by an external signal driving
RESET.
POW—Power-Up Reset
1 = The last reset was caused by the power-up reset circuit.
SW—Software Watchdog Reset
1 = The last reset was caused by the software watchdog circuit.
DBF—Double Bus Fault Monitor Reset
1 = The last reset was caused by the double bus fault monitor.
Bits 3, 0—Reserved
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...