- Texas Instruments Floating Point Digital Signal Processor Specification Sheet


   
SPRS292 − OCTOBER 2005
93
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
Bit(n-1) (n-2) (n-3)
Bit 0
Bit(n-1) (n-2) (n-3)
14
1312
11
10
9
3
3
2
8
7
6
5
4
4
3
1
3
2
CLKS
CLKR
FSR (int)
FSR (ext)
DR
CLKX
FSX (int)
FSX (ext)
FSX (XDATDLY=00b)
DX
13
13
Figure 46. McBSP Timings