Data Sheet

ManualsBrandsNEXPERIA ManualsLogic ICsLogic IC - Gate AND gate 74LVC TSSOP 8

74LVC2G08

Dual 2-input AND gate

Rev. 15 — 3 July 2017 Product data sheet

1 General description

The 74LVC2G08 provides a 2-input AND gate function.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the

74LVC2G08 as a translator in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I

OFF

. The I

OFF

circuitry disables the output, preventing a damaging backflow current through the device

when it is powered down.

2 Features and benefits

• Wide supply voltage range from 1.65 V to 5.5 V

• 5 V tolerant outputs for interfacing with 5 V logic

• High noise immunity

• ±24 mA output drive (V

= 3.0 V)

• CMOS low power consumption

• Complies with JEDEC standard:

– JESD8-7 (1.65 V to 1.95 V)

– JESD8-5 (2.3 V to 2.7 V)

– JESD8-B/JESD36 (2.7 V to 3.6 V)

• Latch-up performance exceeds 250 mA

• Direct interface with TTL levels

• Inputs accept voltages up to 5 V

• ESD protection:

– HBM JESD22-A114F exceeds 2 000 V

– MM JESD22-A115-A exceeds 200 V

• Multiple package options

• Specified from -40 °C to +85 °C and -40 °C to +125 °C

3 Ordering information

Table 1. Ordering information

PackageType number

Temperature

range

Name Description Version

74LVC2G08DP -40 °C to +125 °C TSSOP8 plastic thin shrink small outline package; 8 leads;

body width 3 mm; lead length 0.5 mm

SOT505-2

Summary of content (22 pages)

PAGE 1
74LVC2G08 Dual 2-input AND gate Rev. 15 — 3 July 2017 1 Product data sheet General description The 74LVC2G08 provides a 2-input AND gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the 74LVC2G08 as a translator in a mixed 3.3 V and 5 V environment. This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry disables the output, preventing a damaging backflow current through the device when it is powered down.
PAGE 2
74LVC2G08 Nexperia Dual 2-input AND gate Type number 74LVC2G08DC Package Temperature range Name Description Version -40 °C to +125 °C VSSOP8 plastic very thin shrink small outline package; 8 leads; SOT765-1 body width 2.3 mm 74LVC2G08GT -40 °C to +125 °C XSON8 plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm SOT833-1 74LVC2G08GF -40 °C to +125 °C XSON8 extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1 x 0.
PAGE 3
74LVC2G08 Nexperia Dual 2-input AND gate 5 Functional diagram & 1A 1Y 1B A 2A & 2Y 2B B 001aah789 001aah788 Figure 1. Logic symbol 6 Y Figure 2. IEC logic symbol mna221 Figure 3. Logic diagram (one gate) Pinning information 6.
PAGE 4
74LVC2G08 Nexperia Dual 2-input AND gate 6.2 Pin description Table 3. Pin description Symbol Pin Description SOT505-2, SOT765-1, SOT833-1, SOT1089, SOT996-2, SOT1116, SOT1203 and SOT1233 SOT902-2 1A 1 7 data input 1B 2 6 data input 2Y 3 5 data output GND 4 4 ground (0 V) 2A 5 3 data input 2B 6 2 data input 1Y 7 1 data output VCC 8 8 supply voltage 7 Functional description Table 4. Function table H = HIGH voltage level; L = LOW voltage level; X = don’t care.
PAGE 5
74LVC2G08 Nexperia Dual 2-input AND gate 8 Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage VI input voltage output voltage VO Conditions Active mode Power-down mode Min Max Unit -0.5 +6.5 V [1] -0.5 +6.5 V [1] -0.5 VCC + 0.5 V [1] [2] -0.5 +6.
PAGE 6
74LVC2G08 Nexperia Dual 2-input AND gate 10 Static characteristics Table 7. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ [1] Max Unit Tamb = -40 °C to +85 °C VIH VIL VOH HIGH-level input voltage LOW-level input voltage HIGH-level output voltage VCC = 1.65 V to 1.95 V 0.65 x VCC - - V VCC = 2.3 V to 2.7 V 1.7 - - V VCC = 2.7 V to 3.6 V 2.0 - - V VCC = 4.5 V to 5.5 V 0.
PAGE 7
4LVC2G08 Nexperia Dual 2-input AND gate Symbol Parameter Conditions Min Typ [1] Max Unit Tamb = -40 °C to +125 °C VIH HIGH-level input voltage VIL LOW-level input voltage VOH HIGH-level output voltage VCC = 1.65 V to 1.95 V 0.65 x VCC - - V VCC = 2.3 V to 2.7 V 1.7 - - V VCC = 2.7 V to 3.6 V 2.0 - - V VCC = 4.5 V to 5.5 V 0.7 x VCC - - V VCC = 1.65 V to 1.95 V - - VCC = 2.3 V to 2.7 V - - 0.7 V VCC = 2.7 V to 3.6 V - - 0.8 V VCC = 4.5 V to 5.5 V - - 0.
PAGE 8
74LVC2G08 Nexperia Dual 2-input AND gate 11 Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10. Symbol Parameter tpd Conditions -40 °C to +85 °C Min Typ VCC = 1.65 V to 1.95 V 1.0 VCC = 2.3 V to 2.7 V power dissipation -40 °C to +125 °C Unit Max Min Max 3.2 9.0 1.0 11.3 ns 0.5 2.2 5.1 0.5 6.4 ns VCC = 2.7 V 1.0 2.5 5.3 1.0 6.7 ns VCC = 3.0 V to 3.6 V 0.5 2.1 4.7 0.5 5.9 ns VCC = 4.
PAGE 9
74LVC2G08 Nexperia Dual 2-input AND gate Table 9. Measurement points Supply voltage Input Output VCC VM VM 1.65 V to 1.95 V 0.5 × VCC 0.5 × VCC 2.3 V to 2.7 V 0.5 × VCC 0.5 × VCC 2.7 V 1.5 V 1.5 V 3.0 V to 3.6 V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5 × VCC 0.5 × VCC VI negative pulse tW 90 % VM 0V VI tf tr tr tf 90 % positive pulse 0V VM 10 % VM VM 10 % tW VEXT VCC PULSE GENERATOR VI RL VO DUT RT CL RL 001aae235 Test data is given in Table 10.
PAGE 10
74LVC2G08 Nexperia Dual 2-input AND gate 12 Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm D E A SOT505-2 X c HE y v M A Z 5 8 A A2 pin 1 index (A3) A1 θ Lp L 1 4 e detail X w M bp 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D(1) E(1) e HE L Lp v w y Z(1) θ mm 1.1 0.15 0.00 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.
PAGE 11
74LVC2G08 Nexperia Dual 2-input AND gate VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm D SOT765-1 E A X c y HE v A Z 5 8 Q A A2 A1 pin 1 index (A3) θ Lp 1 detail X 4 e L w bp 0 5 mm scale Dimensions (mm are the original dimensions) Unit mm A max. max nom min 1 A1 A2 0.15 0.85 0.00 0.60 A3 0.12 D(1) E(2) 0.27 0.23 2.1 2.4 0.17 0.08 1.9 2.2 bp c e HE 0.5 3.2 3.0 L 0.4 Lp Q 0.40 0.21 0.15 0.19 v 0.2 w 0.08 y 0.
PAGE 12
74LVC2G08 Nexperia Dual 2-input AND gate XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm 1 2 SOT833-1 b 4 3 4× (2) L L1 e 8 7 6 e1 5 e1 e1 8× A (2) A1 D E terminal 1 index area 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A(1) max A1 max b D E e e1 L L1 mm 0.5 0.04 0.25 0.17 2.0 1.9 1.05 0.95 0.6 0.5 0.35 0.27 0.40 0.32 Notes 1. Including plating thickness. 2.
PAGE 13
74LVC2G08 Nexperia Dual 2-input AND gate XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1 x 0.5 mm SOT1089 E terminal 1 index area D A A1 detail X (4×)(2) e L (8×)(2) b 4 5 e1 1 terminal 1 index area 8 L1 X 0 0.5 scale Dimensions Unit mm max nom min 1 mm A(1) 0.5 A1 b D E e e1 L L1 0.04 0.20 1.40 1.05 0.35 0.40 0.15 1.35 1.00 0.55 0.35 0.30 0.35 0.12 1.30 0.95 0.27 0.32 Note 1. Including plating thickness. 2.
PAGE 14
74LVC2G08 Nexperia Dual 2-input AND gate XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm D B SOT996-2 A E A A1 detail X terminal 1 index area e1 1 4 8 5 C C A B C v w b e L1 y1 C y L2 L X 0 1 2 mm scale Dimensions (mm are the original dimensions) Unit(1) mm max nom min A 0.5 A1 b D E 0.05 0.35 2.1 3.1 0.00 0.15 1.9 2.9 e e1 0.5 1.5 L L1 L2 0.5 0.15 0.6 0.3 0.05 0.4 v 0.1 w y 0.05 0.05 y1 0.
PAGE 15
74LVC2G08 Nexperia Dual 2-input AND gate XQFN8: plastic, extremely thin quad flat package; no leads; 8 terminals; body 1.6 x 1.6 x 0.5 mm SOT902-2 X D B A terminal 1 index area E A A1 detail X e v w b 4 3 C C A B C y1 C y 5 e1 terminal 1 index area 2 6 L 1 7 k 8 L2 L k metal area not for soldering L3 L1 0 1 Dimensions Unit(1) mm max nom min 2 mm scale A 0.5 A1 b D E e e1 0.05 0.25 1.65 1.65 0.20 1.60 1.60 0.55 0.00 0.15 1.55 1.55 0.5 k 0.2 L L1 L2 L3 0.35 0.
PAGE 16
74LVC2G08 Nexperia Dual 2-input AND gate XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.2 x 1.0 x 0.35 mm 1 2 SOT1116 b 4 3 (4×)(2) L L1 e 8 7 e1 6 e1 5 e1 (8×)(2) A1 A D E terminal 1 index area 0 0.5 Dimensions Unit mm 1 mm scale A(1) A1 b D E e e1 max 0.35 0.04 0.20 1.25 1.05 nom 0.15 1.20 1.00 0.55 min 0.12 1.15 0.95 0.3 L L1 0.35 0.40 0.30 0.35 0.27 0.32 Note 1. Including plating thickness. 2.
PAGE 17
74LVC2G08 Nexperia Dual 2-input AND gate XSON8: extremely thin small outline package; no leads; 8 terminals; body 1.35 x 1.0 x 0.35 mm SOT1203 b 1 2 3 (4×)(2) 4 L L1 e 8 7 6 e1 e1 5 e1 (8×)(2) A1 A D E terminal 1 index area 0 0.5 Dimensions Unit mm 1 mm scale A(1) A1 b D E e e1 L L1 max 0.35 0.04 0.20 1.40 1.05 0.35 0.40 nom 0.15 1.35 1.00 0.55 0.35 0.30 0.35 min 0.12 1.30 0.95 0.27 0.32 Note 1. Including plating thickness. 2.
PAGE 18
74LVC2G08 Nexperia Dual 2-input AND gate X2SON8: plastic thermal enhanced extremely thin small outline package; no leads; 8 terminals; body 1.35 x 0.8 x 0.35 mm SOT1233 X A B D A E A1 detail X pin 1 index area e e 1 2 pin 1 index area C b (6x) 8 v w 3 C A B C y 4 Dh L (6x) 7 6 b1 (2x) 5 y1 C e1 0 1 mm scale Dimensions (mm are the original dimensions) Unit mm A A1 max 0.35 0.04 nom 0.32 min 0.30 0.00 b 0.25 0.20 0.15 b1 D Dh E 1.40 0.27 0.85 0.15 1.35 0.22 0.80 (ref) 1.
PAGE 19
74LVC2G08 Nexperia Dual 2-input AND gate 13 Abbreviations Table 11. Abbreviations Acronym Description CMOS Complementary Metal-Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model TTL Transistor-Transistor Logic 14 Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes 74LVC2G08 v.15 20170703 Product data sheet - 74LVC2G08 v.
PAGE 20
74LVC2G08 Nexperia Dual 2-input AND gate 15 Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 21
74LVC2G08 Nexperia Dual 2-input AND gate Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.
PAGE 22
74LVC2G08 Nexperia Dual 2-input AND gate Contents 1 2 3 4 5 6 6.1 6.2 7 8 9 10 11 11.1 12 13 14 15 General description ............................................ 1 Features and benefits .........................................1 Ordering information .......................................... 1 Marking .................................................................2 Functional diagram ............................................. 3 Pinning information ............................................