Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsLogic ICsLogic IC - Receiver, transceiver DHVQFN 20 (4.5x 2.5)

1. General description

The 74ALVC245 is an octal transceiver featuring non-inverting 3-state bus compatible

outputs in both send and receive directions. The 74ALVC245 features an output enable

input (OE) for easy cascading and send/receive input (DIR) for direction control. OE

controls the outputs, so that the buses are effectively isolated.

2. Features

■ Wide supply voltage range from 1.65 V to 3.6 V

■ Complies with JEDEC standard:

◆ JESD8-7 (1.65 V to 1.95 V)

◆ JESD8-5 (2.3 V to 2.5 V)

◆ JESD8B/JESD36 (2.7 V to 3.6 V)

■ 3.6 V tolerant inputs/outputs

■ CMOS low-power consumption

■ Direct interface with TTL levels (2.7 V to 3.6 V)

■ Power-down mode

■ Latch-up performance exceeds 250 mA

■ ESD protection:

◆ HBM JESD22-A114E exceeds 2000 V

◆ MM JESD22-A115-A exceeds 200 V

3. Ordering information

74ALVC245

Octal bus transceiver; 3-state

Rev. 02 — 7 January 2008 Product data sheet

Table 1. Ordering information

Type number Package

Temperature range Name Description Version

74ALVC245D −40 °Cto+85°C SO20 plastic small outline package; 20 leads;

body width 7.5 mm

SOT163-1

74ALVC245PW −40 °Cto+85°C TSSOP20 plastic thin shrink small outline package; 20 leads;

body width 4.4 mm

SOT360-1

74ALVC245BQ −40 °Cto+85°C DHVQFN20 plastic dual in-line compatible thermal enhanced

very thin quad ﬂat package; no leads; 20 terminals;

body 2.5 × 4.5 × 0.85 mm

SOT764-1

Summary of content (14 pages)

PAGE 1
74ALVC245 Octal bus transceiver; 3-state Rev. 02 — 7 January 2008 Product data sheet 1. General description The 74ALVC245 is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The 74ALVC245 features an output enable input (OE) for easy cascading and send/receive input (DIR) for direction control. OE controls the outputs, so that the buses are effectively isolated. 2. Features ■ Wide supply voltage range from 1.65 V to 3.
PAGE 2
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 4. Functional diagram 1 DIR OE 2 B0 3 19 1 14 2 18 3 17 4 16 5 15 6 14 7 13 8 12 A5 13 A6 B6 9 3EN1 3EN2 2 B5 8 G3 15 A4 B4 7 1 16 A3 B3 6 17 A2 B2 5 18 A1 B1 4 19 A0 12 A7 B7 11 9 Fig 1. Logic symbol Fig 2. IEC logic symbol 74ALVC245_2 Product data sheet 11 mna175 mna174 © NXP B.V. 2008. All rights reserved. Rev.
PAGE 3
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 5. Pinning information 1 terminal 1 index area 1 20 VCC A0 2 19 OE A1 3 18 B0 A2 4 17 B1 A0 2 19 OE A1 3 18 B0 A3 5 17 B1 A4 6 16 B2 A5 7 4 A3 5 A4 6 A5 7 245 15 B3 A6 8 A7 9 15 B3 14 B4 GND(1) 13 B5 14 B4 A6 8 13 B5 A7 9 12 B6 GND 10 11 B7 12 B6 GND 10 A2 16 B2 245 B7 11 DIR 20 VCC DIR 5.
PAGE 4
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage VI input voltage IIK input clamping current VI < 0 V IOK output clamping current VO > VCC or VO < 0 V output voltage VO Conditions [1] Min Max Unit −0.5 +4.6 V −0.5 +4.6 V −50 - mA mA - ±50 output HIGH or LOW state [2] −0.
PAGE 5
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 9. Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter −40 °C to +85 °C Conditions Min HIGH-level input voltage VIH LOW-level input voltage VIL VOH Unit Max 0.65 × VCC - - V VCC = 2.3 V to 2.7 V 1.7 - - V VCC = 2.7 V to 3.6 V 2.0 - - V VCC = 1.65 V to 1.95 V - - VCC = 2.3 V to 2.7 V - - 0.7 V VCC = 2.7 V to 3.
PAGE 6
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 10. Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7. Symbol Parameter −40 °C to +85 °C Conditions Min Max VCC = 1.65 V to 1.95 V 1.0 2.7 6.0 ns VCC = 2.3 V to 2.7 V 1.0 2.1 3.5 ns VCC = 2.7 V 1.0 3.0 3.6 ns 1.0 2.3 3.4 ns VCC = 1.65 V to 1.95 V 1.0 4.0 8.6 ns VCC = 2.3 V to 2.7 V 1.0 3.0 6.0 ns VCC = 2.7 V 1.0 2.6 6.
PAGE 7
4ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 11. Waveforms VI An, Bn input VM VM GND tPLH tPHL VOH VM Bn, An output VM VOL mna176 Measurement points are given in Table 8. VOL and VOH are typical voltage output levels that occur with the output load. Fig 5.
PAGE 8
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state VI tW 90 % negative pulse VM 0V tf tr tr tf VI 90 % positive pulse 0V VM 10 % VM VM 10 % tW VEXT VCC VI RL VO G DUT RT CL RL 001aae331 Test data is given in Table 9. Definitions test circuit: RT = Termination resistance should be equal to output impedance Zo of the pulse generator CL = Load capacitance including jig and probe capacitance RL = Load resistor Fig 7. Load circuitry for switching times Table 9.
PAGE 9
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 12. Package outline SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E A X c HE y v M A Z 20 11 Q A2 A (A 3) A1 pin 1 index θ Lp L 10 1 e bp detail X w M 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (1) e HE L Lp Q v w y mm 2.65 0.3 0.1 2.45 2.25 0.25 0.49 0.36 0.32 0.23 13.0 12.6 7.6 7.4 1.
PAGE 10
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm SOT360-1 E D A X c HE y v M A Z 11 20 Q A2 (A 3) A1 pin 1 index A θ Lp L 1 10 e detail X w M bp 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D (1) E (2) e HE L Lp Q v w y Z (1) θ mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 6.6 6.4 4.5 4.3 0.65 6.6 6.2 1 0.75 0.
PAGE 11
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; SOT764-1 20 terminals; body 2.5 x 4.5 x 0.85 mm A B D A A1 E c detail X terminal 1 index area terminal 1 index area C e1 e 2 9 y y1 C v M C A B w M C b L 1 10 Eh e 20 11 19 12 Dh X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT mm A(1) max. A1 b 1 0.05 0.00 0.30 0.18 c D (1) Dh E (1) Eh 0.
PAGE 12
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 13. Abbreviations Table 10. Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model TTL Transistor-Transistor Logic 14. Revision history Table 11.
PAGE 13
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 15. Legal information 15.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 14
74ALVC245 NXP Semiconductors Octal bus transceiver; 3-state 17. Contents 1 2 3 4 5 5.1 5.2 6 7 8 9 10 11 12 13 14 15 15.1 15.2 15.3 15.4 16 17 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 Pinning . . . . . . . . . . .