Datasheet

74AUP1T58 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
Product data sheet Rev. 5 — 15 August 2012 17 of 20
NXP Semiconductors
74AUP1T58
Low-power configurable gate with voltage-level translator
14. Abbreviations
15. Revision history
Table 12. Abbreviations
Acronym Description
CDM Charged Device Model
CMOS Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
Table 13. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74AUP1T58 v.5 20120815 Product data sheet - 74AUP1T58 v.4
Modifications:
• Package outline drawing of SOT886 (Figure 15) modified.
74AUP1T58 v.4 20111128 Product data sheet - 74AUP1T58 v.3
74AUP1T58 v.3 20101018 Product data sheet - 74AUP1T58 v.2
74AUP1T58 v.2 20090929 Product data sheet - 74AUP1T58 v.1
74AUP1T58 v.1 20080306 Product data sheet - -