December 1990 5
Philips Semiconductors Product speciļ¬cation
Presettable synchronous 4-bit binary
counter; asynchronous reset
74HC/HCT161
Fig.5 State diagram.
Fig.6 Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen,
zero, one and two; inhibit.
