Datasheet

M54/M74HC190
M54/M74HC191
October 1992
4 BIT SYNCHRONOUS UP/DOWN COUNTERS
B1R
(Plastic Package)
ORDER CODES :
M54HCXXXF1R M74HCXXXM1R
M74HCXXXB1R M74HCXXXC1R
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
PIN CONNECTIONS (top view)
NC =
No Internal
Connection
DESCRIPTION
.HIGH SPEED
f
MAX
= 48 MHz (TYP.) AT V
CC
=5V
.LOW POWER DISSIPATION
I
CC
=4µA (MAX.) AT T
A
=25 °C
.HIGH NOISE IMMUNITY
V
NIH
=V
NIL
=28%V
CC
(MIN.)
.OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
.SYMMETRICAL OUTPUT IMPEDANCE
I
OH
=I
OL
= 4 mA (MIN.)
.BALANCEDPROPAGATION DELAYS
t
PLH
=t
PHL
.WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V TO 6 V
.PIN AND FUNCTION COMPATIBLE
WITH 54/74LS190/191
The M54/74HC190/191 are high speed CMOS4-BIT
SYNCHRONOUS UP/DOWN COUNTERS fabri-
cated in silicon gate C
2
MOS technology.
They have the same high speed performance of
LSTTL combined with true CMOS low power con-
sumption.
State changes of the counter are synchronous with
the LOW-to-HIGH transition of the Clock Pulse input.
An asynchronous parallel load input overrides count-
ing and loads the data present on the DATA inputs into
the flip-flops, which makes it possible to use the cir-
cuitsasprogrammable counters. Acountenable input
serves as the carry/borrow input in multi-stage
counters. Control input, Down/Up, determines
whether a circuit counts up or down. A MAX/MIN out-
putand a RippleClockoutput provide overflow/under-
flow indication and make possible a variety of
methods for generating carry/borrow signals in multi-
stagecounter applications.
Allinputs are equipped with protection circuits against
static discharge and transient excess voltage.
1/14