Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsLogic ICsLogic IC - Inverter Inverter 74HC XSON 8

1. General description

The 74HC3GU04 is a triple unbuffered inverter. Inputs include clamp diodes. This enables

the use of current limiting resistors to interface inputs to voltages in excess of V

2. Features and benefits

 Wide supply voltage range from 2.0 V to 6.0 V

 Symmetrical output impedance

 High noise immunity

 Low-power dissipation

 Balanced propagation delays

 Multiple package options

 ESD protection:

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V

 Specified from 40 Cto+85C and 40 Cto+125C

3. Ordering information

4. Marking

[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

74HC3GU04

Triple unbuffered inverter

Rev. 5 — 2 October 2013 Product data sheet

Table 1. Ordering information

Type number Package

Temperature range Name Description Version

74HC3GU04DP 40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads;

body width 3 mm; lead length 0.5 mm

SOT505-2

74HC3GU04DC 40 C to +125 C VSSOP8 plastic very thin shrink small outline package; 8 leads;

body width 2.3 mm

SOT765-1

74HC3GU04GD 40 C to +125 C XSON8 plastic extremely thin small outline package; no leads;

8 terminals; body 3  2  0.5 mm

SOT996-2

Table 2. Marking

Type number Marking code

[1]

74HC3GU04DP HU4

74HC3GU04DC HU4

74HC3GU04GD HU4

Summary of content (17 pages)

PAGE 1
74HC3GU04 Triple unbuffered inverter Rev. 5 — 2 October 2013 Product data sheet 1. General description The 74HC3GU04 is a triple unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits        Wide supply voltage range from 2.0 V to 6.
PAGE 2
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 5. Functional diagram 1 1A 1Y 1 1 7 3 1 5 6 1 2 7 3 2A 2Y 5 6 3A 3Y 2 mna720 Fig 1. mna721 Logic symbol Fig 2. IEC logic symbol 6. Pinning information 6.1 Pinning 74HC3GU04 74HC3GU04 1A 1 8 VCC 3Y 2 7 1Y 2A 3 6 3A GND 4 5 2Y 1A 1 8 VCC 3Y 2 7 1Y 2A 3 6 3A GND 4 5 2Y 001aak023 Transparent top view 001aak022 Fig 3. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8) Fig 4.
PAGE 3
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 7. Functional description Table 4. Function table [1] Input Output nA nY L H H L [1] H = HIGH voltage level; L = LOW voltage level. 8. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter VCC supply voltage Conditions Min Max Unit 0.5 +7.0 V input clamping current VI < 0.5 V or VI > VCC + 0.
PAGE 4
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 10. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter HIGH-level input voltage VIH LOW-level input voltage VIL VOH HIGH-level output voltage 40 C to +125 C Min Typ[1] Max Min Max Unit VCC = 2.0 V 1.7 1.1 - 1.7 - V VCC = 4.5 V 3.6 2.4 - 3.6 - V VCC = 6.0 V 4.8 3.1 - 4.8 - V VCC = 2.0 V - 0.9 0.3 - 0.3 V VCC = 4.5 V - 2.1 0.9 - 0.
PAGE 5
74HC3GU04 NXP Semiconductors Triple unbuffered inverter Table 8. Dynamic characteristics …continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 6. Symbol Parameter tt transition time 40 C to +85 C Conditions Min Max Min Max VCC = 2.0 V - 18 95 - 125 ns VCC = 4.5 V - 6 19 - 25 ns - 5 16 - 20 ns - 5 - - - pF [3] nY; see Figure 5 VCC = 6.0 V [1] All typical values are measured at Tamb = 25 C. [2] tpd is the same as tPLH and tPHL.
PAGE 6
74HC3GU04 NXP Semiconductors Triple unbuffered inverter VI tW 90 % negative pulse VM 0V VI tf tr tr tf 90 % positive pulse 0V VM 10 % VM VM 10 % tW VCC VCC VI G VO RL S1 open DUT CL RT 001aad983 Test data is given in Table 10. Definitions for test circuit: RT = Termination resistance should be equal to output impedance Zo of the pulse generator. CL = Load capacitance including jig and probe capacitance. RL = Load resistance. S1 = Test selection switch. Fig 6. Table 10.
PAGE 7
4HC3GU04 NXP Semiconductors Triple unbuffered inverter 12.1 Additional characteristics Rbias = 560 kΩ VCC 0.47 μF input output 100 μF VI (f = 1 kHz) A IO GND mna050 I O g fs = --------V I VO is constant. Fig 7. Test set-up for measuring forward transconductance mnb124 30 gfs (mA/V) 20 10 0 0 2 4 6 VCC (V) 8 Tamb = 25 C. Fig 8.
PAGE 8
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 13. Typical transfer characteristics mnb121 150 ICC (μA) 120 1.6 90 1.2 60 0.8 30 0.4 0.4 0.8 1.2 1.6 VO (V) 8 4 6 3 4 2 2 1 0 0 0 0 0 2 1 2 3 4 5 VI (V) VI (V) VCC = 2.0 V; IO = 0 A. Fig 9. 5 I CC (mA) VO (V) 0 mnb122 10 2 VCC = 4.5 V; IO = 0 A. Typical transfer characteristics VCC = 2.0 V Fig 10. Typical transfer characteristics VCC = 4.
PAGE 9
74HC3GU04 NXP Semiconductors Triple unbuffered inverter Remark: All values given are typical values unless otherwise specified. R2 VCC 1 μF R1 U04 ZL mna052 ZL > 10 k. R1  3 k. R2  1 M. Open loop amplification: AOL = 20 (typical). A OL R1 1 + -------  1 + A OL  R2 Voltage amplification: A V = – ----------------------------------------- . Vo(p-p) = VCC  1.5 V centered at 0.5  VCC. Unity gain bandwidth product is 5 MHz (typical). Input capacitance see Figure 13. Fig 12.
PAGE 10
74HC3GU04 NXP Semiconductors Triple unbuffered inverter R1 R2 U04 C1 C2 out mna053 Test data is given in Table 11 and Table 12. C1 = 47 pF (typical). C2 = 22 pF (typical). R1 = 1 M to 10 M (typical). R2 optimum value depends on the frequency and required stability against changes in VCC or average minimum ICC (ICC = 2 mA at VCC = 3.0 V and f = 1 MHz) Fig 14. Crystal oscillator application Table 11. External components for resonator (f < 1 MHz) Frequency R1 R2 C1 C2 10 kHz to 15.9 kHz 2.
PAGE 11
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 15. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm D E A SOT505-2 X c HE y v M A Z 5 8 A A2 (A3) A1 pin 1 index θ Lp L 1 4 e detail X w M bp 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D(1) E(1) e HE L Lp v w y Z(1) θ mm 1.1 0.15 0.00 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.
PAGE 12
74HC3GU04 NXP Semiconductors Triple unbuffered inverter VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm D E SOT765-1 A X c y HE v M A Z 5 8 Q A A2 A1 pin 1 index (A3) θ Lp 1 4 e L detail X w M bp 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT A max. A1 A2 A3 bp c D(1) E(2) e HE L Lp Q v w y Z(1) θ mm 1 0.15 0.00 0.85 0.60 0.12 0.27 0.17 0.23 0.08 2.1 1.9 2.4 2.2 0.5 3.2 3.0 0.4 0.40 0.15 0.21 0.
PAGE 13
74HC3GU04 NXP Semiconductors Triple unbuffered inverter XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm B D SOT996-2 A E A A1 detail X terminal 1 index area e1 1 4 8 5 C C A B C v w b e L1 y y1 C L2 L X 0 1 2 mm scale Dimensions (mm are the original dimensions) Unit(1) mm max nom min A A1 b 0.05 0.35 D E 2.1 3.1 0.5 0.00 0.15 1.9 e e1 0.5 1.5 2.9 L L1 L2 0.5 0.15 0.6 0.3 0.05 0.4 v 0.1 w y 0.05 0.
PAGE 14
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 16. Abbreviations Table 13. Abbreviations Acronym Description CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model TTL Transistor-Transistor Logic 17. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC3GU04 v.5 20131002 Product data sheet - 74HC3GU04 v.
PAGE 15
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 18. Legal information 18.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 16
74HC3GU04 NXP Semiconductors Triple unbuffered inverter Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
PAGE 17
74HC3GU04 NXP Semiconductors Triple unbuffered inverter 20. Contents 1 2 3 4 5 6 6.1 6.2 7 8 9 10 11 12 12.1 13 14 15 16 17 18 18.1 18.2 18.3 18.4 19 20 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information .