Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsLogic ICsLogic IC - Buffer, driver SO 14

1. General description

The 74HC125; 74HCT125 is a quad buffer/line driver with 3-state outputs controlled by

the output enable inputs (nOE

). A HIGH on nOE causes the outputs to assume a high

impedance OFF-state. Inputs include clamp diodes. This enables the use of current

limiting resistors to interface inputs to voltages in excess of V

2. Features and benefits

 Complies with JEDEC standard no. 7A

 Input levels:

 The 74HC125: CMOS levels

 The 74HCT125: TTL levels

 ESD protection:

 HBM JESD22-A114F exceeds 2000 V

 MM JESD22-A115-A exceeds 200 V

 Multiple package options

 Specified from 40 C to +85 C and from 40 C to +125 C

3. Ordering information

74HC125; 74HCT125

Quad buffer/line driver; 3-state

Rev. 5 — 19 January 2015 Product data sheet

Table 1. Ordering information

Type number Package

Temperature range Name Description Version

74HC125N 40 C to +125 C DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1

74HCT125N

74HC125D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width

3.9 mm

SOT108-1

74HCT125D

74HC125DB 40 C to +125 C SSOP14 plastic shrink small outline package; 14 leads; body

width 5.3 mm

SOT337-1

74HCT125DB

74HC125PW 40 C to +125 C TSSOP14 plastic thin shrink small outline package; 14 leads; body

width 4.4 mm

SOT402-1

74HCT125PW

Summary of content (17 pages)

PAGE 1
74HC125; 74HCT125 Quad buffer/line driver; 3-state Rev. 5 — 19 January 2015 Product data sheet 1. General description The 74HC125; 74HCT125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs (nOE). A HIGH on nOE causes the outputs to assume a high impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits  Complies with JEDEC standard no.
PAGE 2
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 4. Functional diagram $ < 2( $ 2( < (1 $ < 2( $ < Q$ Q< 2( Q2( PQD Fig 1. Logic symbol PQD Fig 2. PQD IEC logic symbol Fig 3. Logic diagram (one buffer) 5. Pinning information 5.
PAGE 3
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 5.2 Pin description Table 2. Pin description Symbol Pin Description 1OE, 2OE, 3OE, 4OE 1, 4, 10, 13 output enable input (active LOW) 1A, 2A, 3A, 4A 2, 5, 9, 12 data input 1Y, 2Y, 3Y, 4Y 3, 6, 8, 11 data output GND 7 ground (0 V) VCC 14 supply voltage 6. Functional description Table 3.
PAGE 4
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions 74HC125 Min Typ 74HCT125 Max Min Typ Unit Max VCC supply voltage 2.0 5.0 6.0 4.5 5.0 5.
PAGE 5
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state Table 6. Static characteristics …continued At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter ICC supply current CI input capacitance 25 C Conditions VI = VCC or GND; IO = 0 A; VCC = 6.0 V 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max - - 8.0 - 80 - 160 - 3.5 - A pF 74HCT125 VIH HIGH-level input voltage VCC = 4.5 V to 5.5 V 2.0 1.
PAGE 6
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 10. Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 7. Symbol Parameter 25 C Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max VCC = 2.0 V - 30 100 - 125 - 150 ns VCC = 4.5 V - 11 20 - 25 - 30 ns VCC = 5 V; CL = 15 pF - 9 - - - - - ns VCC = 6.
PAGE 7
4HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state Table 7. Dynamic characteristics …continued Voltages are referenced to GND (ground = 0 V); CL = 50 pF unless otherwise specified; for test circuit see Figure 7. Symbol Parameter 25 C Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max - 15 25 - 31 - 38 ns - 12 - - - - - ns - 15 28 - 35 - 42 ns 74HCT125 propagation delay tpd [1] nA to nY; see Figure 5 VCC = 4.
PAGE 8
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 9, Q2( LQSXW 90 *1' W3=/ W3/= 9&& RXWSXW /2: WR 2)) 2)) WR /2: 90 92/ W3+= 92+ W3=+ RXWSXW +,*+ WR 2)) 2)) WR +,*+ *1' 90 RXWSXWV HQDEOHG RXWSXWV GLVDEOHG RXWSXWV HQDEOHG DDD Measurement points are given in Table 8. VOL and VOH are typical voltage output levels that occur with the output load. Fig 6. Enable and disable times Table 8. Measurement points Type Input Output VM VM 74HC125 0.5VCC 0.
PAGE 9
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 9, W: QHJDWLYH SXOVH 90 9 WI WU WU WI 9, SRVLWLYH SXOVH 9 90 90 90 W: 9&& 9&& * 9, 92 5/ 6 RSHQ '87 &/ 57 DDG Test data is given in Table 9. Definitions test circuit: RT = Termination resistance should be equal to output impedance Zo of the pulse generator. CL = Load capacitance including jig and probe capacitance. RL = Load resistance. S1 = Test selection switch. Fig 7.
PAGE 10
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 12.
PAGE 11
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 62 SODVWLF VPDOO RXWOLQH SDFNDJH OHDGV ERG\ ZLGWK PP 627 ' ( $ ; F \ + ( Y 0 $ = 4 $ $ $ $ SLQ LQGH[ ș / S / H GHWDLO ; Z 0 E S PP VFDOH ',0(16,216 LQFK GLPHQVLRQV DUH GHULYHG IURP WKH RULJLQDO PP GLPHQVLRQV 81,7 $ PD[ $ $ $ E S F ' ( H + ( / / S 4 Y Z \ = PP
PAGE 12
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 6623 SODVWLF VKULQN VPDOO RXWOLQH SDFNDJH OHDGV ERG\ ZLGWK PP ' 627 ( $ ; F \ + ( Y 0 $ = 4 $ $ $ $ SLQ LQGH[ ș / S / GHWDLO ; Z 0 E S H PP VFDOH ',0(16,216 PP DUH WKH RULJLQDO GLPHQVLRQV 81,7 $ PD[ $ $ $ E S F ' ( H + ( / / S 4 Y Z \ = ș PP
PAGE 13
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 76623 SODVWLF WKLQ VKULQN VPDOO RXWOLQH SDFNDJH OHDGV ERG\ ZLGWK PP ' 627 ( $ ; F \ + ( Y 0 $ = 4 $ SLQ LQGH[ $ $ $ ș / S / H GHWDLO ; Z 0 E S PP VFDOH ',0(16,216 PP DUH WKH RULJLQDO GLPHQVLRQV 81,7 $ PD[ $ $ $ E S F ' ( H + ( / / S 4 Y Z \ = ș PP
PAGE 14
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 13. Abbreviations Table 10. Abbreviations Acronym Description CMOS Complementary Metal Oxide Semiconductor LSTTL Low-power Schottky Transistor-Transistor Logic ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model CDM Charge-Device Model TTL Transistor-Transistor Logic 14. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC_HCT125 v.
PAGE 15
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state 15. Legal information 15.1 Data sheet status Document status[1][2] Product status[3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification.
PAGE 16
74HC125; 74HCT125 NXP Semiconductors Quad buffer/line driver; 3-state Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use.
PAGE 17
NXP Semiconductors 74HC125; 74HCT125 Quad buffer/line driver; 3-state 17. Contents 1 2 3 4 5 5.1 5.2 6 7 8 9 10 11 12 13 14 15 15.1 15.2 15.3 15.4 16 17 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 1 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 2 Pinning . . . . . . . . . . .