Datasheet

LPC11U6x All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 1.2 — 26 May 2014 66 of 96
NXP Semiconductors
LPC11U6x
32-bit ARM Cortex-M0+ microcontroller
12.6 SSP interface
[1] T
cy(clk)
= (SSPCLKDIV  (1 + SCR)  CPSDVSR) / f
main
. The clock cycle time derived from the SPI bit rate T
cy(clk)
is a function of the
main clock frequency f
main
, the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register),
and the SPI CPSDVSR parameter (specified in the SPI clock prescale register).
[2] T
amb
= 40 C to 105 C; 2.4 V  V
DD
 3.6 V.
[3] T
cy(clk)
= 12  T
cy(PCLK)
.
[4] T
amb
= 25 C; for normal voltage supply range: V
DD
= 3.3 V.
Fig 31. I
2
C-bus pins clock timing
DDD
W
I


6'$
W
I


6




W
+''$7
6&/
I
6&/




W
9''$7
W
+,*+
W
/2:
W
68'$7
Table 17. Dynamic characteristics of SPI pins in SPI mode
Symbol Parameter Conditions Min Typ Max Unit
SPI master (in SPI mode)
T
cy(clk)
clock cycle time full-duplex mode
[1]
50 - - ns
when only transmitting
[1]
40 ns
t
DS
data set-up time in SPI mode
[2]
15 - - ns
t
DH
data hold time in SPI mode
[2]
0-- ns
t
v(Q)
data output valid time in SPI mode
[2]
--10 ns
t
h(Q)
data output hold time in SPI mode
[2]
0-- ns
SPI slave (in SPI mode)
T
cy(PCLK)
PCLK cycle time 20 - - ns
t
DS
data set-up time in SPI mode
[3][4]
0-- ns
t
DH
data hold time in SPI mode
[3][4]
3  T
cy(PCLK)
+ 4 - - ns
t
v(Q)
data output valid time in SPI mode
[3][4]
--3  T
cy(PCLK)
+ 11 ns
t
h(Q)
data output hold time in SPI mode
[3][4]
--2  T
cy(PCLK)
+ 5 ns