Datasheet

DR
AFT
DR
AFT
DRAFT
DR
D
RAFT
DRAFT
DRA
F
T DRAF
D
RAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT
D
RAFT DRA
F
T DRAFT DRAFT DRAFT DRA
LPC3152_3154 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Preliminary data sheet Rev. 0.12 — 27 May 2010 20 of 88
NXP Semiconductors
LPC3152/3154
6.6 External Bus Interface (EBI)
The EBI module acts as multiplexer with arbitration between the NAND flash and the
SDRAM/SRAM memory modules connected externally through the MPMC.
The main purpose for using the EBI module is to save external pins. However only data
and address pins are multiplexed. Control signals towards and from the external memory
devices are not multiplexed.
6.7 Internal ROM Memory
The internal ROM memory is used to store the boot code of the LPC3152/3154. After a
reset, the ARM processor will start its code execution from this memory.
The LPC3154 ROM memory has the following features:
• Supports secure booting from SPI flash, NAND flash, SD/SDHC/MMC cards, UART,
and USB (DFU class) interfaces.
• Supports SHA1 hash checking on the boot image.
• Supports un-secure boot from UART and USB (DFU class) interfaces during
development. Once the AES key is programmed in the OTP, only secure boot is
allowed through UART and USB.
• Supports secure booting from managed NAND devices such as moviNAND, iNAND,
eMMC-NAND and eSD-NAND using SD/MMC boot mode.
• Contains pre-defined MMU table (16 kB) for simple systems.
The LPC3152 ROM memory has the following features:
• Supports non-secure booting from SPI flash, NAND flash, SD/SDHC/MMC cards,
UART, and USB (DFU class) interfaces.
• Supports option to perform CRC32 checking on the boot image.
• Supports non-secure booting from UART and USB (DFU class) interfaces during
development.
• Supports non-secure booting from managed NAND devices such as moviNAND,
iNAND, eMMC-NAND and eSD-NAND using SD/MMC boot mode.
• Contains pre-defined MMU table (16 kB) for simple systems.
Table 8. Memory map of the external SRAM/SDRAM memory modules
Module Maximum address space Data width Device size
External SRAM0 0x2000 0000 0x2000 FFFF 8 bit 64 kB
0x2000 0000 0x2001 FFFF 16 bit 128 kB
External SRAM1 0x2002 0000 0x2002 FFFF 8 bit 64 kB
0x2002 0000 0x2003 FFFF 16 bit 128 kB
External SDRAM0 0x3000 0000 0x37FF FFFF 16 bit 128 MB