Datasheet

DR
AFT
DR
AFT
DRAFT
DR
D
RAFT
DRAFT
DRA
F
T DRAF
D
RAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT
D
RAFT DRA
F
T DRAFT DRAFT DRAFT DRA
LPC3152_3154 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Preliminary data sheet Rev. 0.12 — 27 May 2010 32 of 88
NXP Semiconductors
LPC3152/3154
The SPI/SSI-bus is a 5-wire interface, and it is suitable for low, medium, and high data
rate transfers.
This module has the following features:
• Supports Motorola SPI frame format with a word size of 8/16 bits.
• Texas Instruments SSI (Synchronous Serial Interface) frame format with a word size
of 4 bit to 16 bit.
• Receive FIFO and transmit FIFO of 64 half-words each.
• Serial clock rate master mode maximum 45 MHz.
• Serial clock rate slave mode maximum 25 MHz.
• Support for single data access DMA.
• Full-duplex operation.
• Supports up to three slaves.
• Supports maskable interrupts.
• Supports DMA transfers.
6.24 Universal Asynchronous Receiver Transmitter (UART)
The UART module supports the industry standard serial interface.
This module has the following features:
• Programmable baud rate with a maximum of 1049 kBd.
• Programmable data length (5 bit to 8 bit).
• Implements only asynchronous UART.
• Transmit break character length indication.
• Programmable one to two stops bits in transmission.
• Odd/even/force parity check/generation.
• Frame error, overrun error and break detection.
• Automatic hardware flow control.
• Independent control of transmit, receive, line status, data set interrupts, and FIFOs.
• SIR-IrDA encoder/decoder (from 2400 to 115 kBd).
• Supports maskable interrupts.
• Supports DMA transfers.
6.25 Pulse Code Modulation (PCM) interface
The PCM interface supports the PCM and IOM interfaces.
This module has the following features:
• Four-wire serial interface.
• Can function in both Master and Slave modes.
• Supports:
– MP PCM (Multi-Protocol PCM): Configurable directional per slot.