Datasheet

DR
AFT
DR
AFT
DRAFT
DR
D
RAFT
DRAFT
DRA
F
T DRAF
D
RAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT
D
RAFT DRA
F
T DRAFT DRAFT DRAFT DRA
LPC3152_3154 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Preliminary data sheet Rev. 0.12 — 27 May 2010 34 of 88
NXP Semiconductors
LPC3152/3154
• Fast mode (400 kHz SCL with 24 MHz APB clock; 325 kHz with12 MHz APB clock;
175 kHz with 6 MHz APB clock).
• Interrupt support.
• Supports DMA transfers (single).
• Four modes of operation:
– Master transmitter
– Master receiver
– Slave transmitter
– Slave receiver
6.28 LCD/NAND flash/SDRAM multiplexing
The LPC3152/3154 contains a rich set of specialized hardware interfaces, but the TFBGA
package does not contain enough pins to allow use of all signals of all interfaces
simultaneously. Therefore a pin-multiplexing scheme is implemented, which allows the
selection of the right interface for the application.
Pin multiplexing is enabled between the following interfaces:
• between the dedicated LCD interface and the External Bus Interface (EBI).
• between the NAND flash controller and the Memory Card Interface (MCI).
• between UART and SPI.
• between I2STX_0 output and the PCM interface.
The pin interface multiplexing is subdivided into five categories: storage, video, audio,
NAND flash, and UART related pin multiplexing. Each category supports several modes,
which can be selected by programming the corresponding registers in the SysCReg.
6.28.1 Pin connections
Table 11. Pin descriptions of multiplexed pins
Pin name Default signal Alternate signal Description
Video related pin multiplexing
mLCD_CSB LCD_CSB EBI_NSTCS_0 LCD_CSB — LCD chip select for external LCD controller.
EBI_NSTCS_0 — EBI static memory chip select 0.
mLCD_DB_1 LCD_DB_1 EBI_NSTCS_1 LCD_DB_1 — LCD bidirectional data line 1.
EBI_NSTCS_1 — EBI static memory chip select 1.
mLCD_DB_0 LCD_DB_0 EBI_CLKOUT LCD_DB_0 — LCD bidirectional data line 0.
EBI_CLKOUT — EBI SDRAM clock signal.
mLCD_E_RD LCD_E_RD EBI_CKE LCD_E_RD — LCD enable/read signal.
EBI_CKE — EBI SDRAM clock enable.
mLCD_RS LCD_RS EBI_NDYCS LCD_RS — LCD register select signal.
EBI_NDYCS — EBI SDRAM chip select.
mLCD_RW_WR LCD_RW_WR EBI_DQM_1 LCD_RW_WR — LCD read write/write signal.
EBI_DQM_1 — EBI SDRAM data mask output 1.
mLCD_DB_2 LCD_DB_2 EBI_A_2 LCD_DB_2 — LCD bidirectional data line 2.
EBI_A_2 — EBI address line 2.