Datasheet

DR
AFT
DR
AFT
DRAFT
DR
D
RAFT
DRAFT
DRA
F
T DRAF
D
RAFT DRAFT DRAFT DRAFT DRAFT D
DRAFT
D
RAFT DRA
F
T DRAFT DRAFT DRAFT DRA
LPC3152_3154 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved.
Preliminary data sheet Rev. 0.12 — 27 May 2010 84 of 88
NXP Semiconductors
LPC3152/3154
15. Revision history
Table 39: Revision history
Document ID Release date Data sheet status Change notice Supersedes
LPC3152_3154 v.0.12 <tbd> Preliminary data sheet - LPC3152_3154_0.11
Modifications: Reset state of JTAG pins and GPIO0, GPIO1, and GPIO2 pins updated in Ta bl e 4.
Document template updated.
Digital I/O level for pin CLOCK_OUT corrected in Table 4.
USB Hi-speed logo added.
USB-IF TestID numbers added in Section 6.10.
LPC3152_3154_0.11 <tbd> Preliminary data sheet - -