Datasheet

LPC4370 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 2 — 21 October 2013 113 of 150
NXP Semiconductors
LPC4370
32-bit ARM Cortex-M4/M0 microcontroller
11.12 SPIFI
11.13 SGPIO timing
The following considerations apply to SGPIO timing:
• SGPIO input signals are synchronized by the internal clock SGPIO_CLOCK. To
guarantee that no samples are missed, all input signals should have a duration of at
least one SGPIO_CLOCK cycle plus the set-up and hold times.
• When an external clock input is used to generate output data, synchronization causes
a latency of at least one SGPIO_CLOCK cycle. The maximum output data rate is one
output every two SGPIO_CLOCK cycles.
• Synchronization also causes a latency of one SGPIO_CLOCK cycle when sampling
several inputs. This may cause inputs with very similar timings to be sampled with a
difference of one SGPIO_CLOCK cycle.
Table 24. Dynamic characteristics: SPIFI
T
amb
=  40  C to 85  C; 2.2 V  V
DD(REG)(3V3)
 3.6 V; 2.7 V  V
DD(IO)
 3.6 V. C
L
= 10 pF. Simulated
values.
Symbol Parameter Min Max Unit
T
cy(clk)
clock cycle time 9.6 - ns
t
DS
data set-up time 3.4 - ns
t
DH
data hold time  -ns
t
v(Q)
data output valid time - 8 ns
t
h(Q)
data output hold time 5 - ns
Fig 29. SPIFI timing
SPIFI_SCK
SPIFI data out
SPIFI data in
T
cy(clk)
t
DS
t
DH
t
v(Q)
DATA VALID DATA VALID
t
h(Q)
DATA VALID
DATA VALID
002aah409