Datasheet
LPC81XM All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4.3 — 22 April 2014 23 of 76
NXP Semiconductors
LPC81xM
32-bit ARM Cortex-M0+ microcontroller
8.19.1 Features
• Selectable 0 mV, 10 mV ( 5 mV), and 20 mV ( 10 mV), 40 mV ( 20 mV) input
hysteresis.
• Two selectable external voltages (V
DD
or VDDCMP on pin PIO0_6); fully configurable
on either positive or negative input channel.
• Internal voltage reference from band gap selectable on either positive or negative
input channel.
• 32-stage voltage ladder with the internal reference voltage selectable on either the
positive or the negative input channel.
• Voltage ladder source voltage is selectable from an external pin or the main 3.3 V
supply voltage rail.
• Voltage ladder can be separately powered down for applications only requiring the
comparator function.
• Interrupt output is connected to NVIC.
• Comparator level output is connected to output pin ACMP_O.
• The comparator output can be routed internally to the SCT input through the switch
matrix.
Fig 9. Comparator block diagram
$&03B,>@
9
''
9''&03
LQWHUQDO
YROWDJH
UHIHUHQFH
HGJHGHWHFW
V\QF
FRPSDUDWRU
OHYHO$&03B2
FRPSDUDWRU
HGJH19,&
&203$5$725$1$/2*%/2&. &203$5$725',*,7$/%/2&.
DDD