Datasheet

LPC81XM All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4.3 — 22 April 2014 37 of 76
NXP Semiconductors
LPC81xM
32-bit ARM Cortex-M0+ microcontroller
11.1 Power consumption
Power measurements in Active, Sleep, Deep-sleep,and Power-down modes were
performed under the following conditions:
• Configure all pins as GPIO with pull-up resistor disabled in the IOCON block.
• Configure GPIO pins as outputs using the GPIO DIR register.
• Write 1 to the GPIO CLR register to drive the outputs LOW.
Conditions: T
amb
= 25 C; active mode entered executing code while(1){} from flash; all
peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL =0x1F); all peripheral
clocks disabled; internal pull-up resistors disabled; BOD disabled; low-current mode.
1 MHz - 6 MHz: IRC enabled; PLL disabled.
12 MHz: IRC enabled; PLL disabled.
24 MHz: IRC enabled; PLL enabled.
30 MHz: IRC disabled; SYSOSC enabled; PLL enabled.
Fig 14. Active mode: Typical supply current I
DD
versus supply voltage V
DD
DDD
     






9
''
9
,
''''
,
''
P$P$P$
0+]0+]0+]
0+]0+]0+]
0+]0+]0+]
0+]0+]0+]
0+]0+]0+]
0+]0+]0+]
0+]0+]0+]
0+]0+]0+]