Datasheet

Enhanced Serial Communications Interface (ESCI) Module
MC68HC908GZ16 • MC68HC908GZ8 Data Sheet, Rev. 4
206 Freescale Semiconductor
15.8.8 ESCI Prescaler Register
The ESCI prescaler register (SCPSC) together with the ESCI baud rate register selects the baud rate for
both the receiver and the transmitter.
NOTE
There are two prescalers available to adjust the baud rate. One in the ESCI
baud rate register and one in the ESCI prescaler register.
PDS2–PDS0 — Prescaler Divisor Select Bits
These read/write bits select the prescaler divisor as shown in Table 15-9. Reset clears PDS2–PDS0.
NOTE
The setting of ‘000’ will bypass this prescaler. It is not recommended to
bypass the prescaler while ENSCI is set, because the switching is not glitch
free.
PSSB4–PSSB0 — Clock Insertion Select Bits
These read/write bits select the number of clocks inserted in each 32 output cycle frame to achieve
more timing resolution on the average prescaler frequency as shown in Table 15-10. Reset clears
PSSB4–PSSB0.
Use the following formula to calculate the ESCI baud rate:
where:
Frequency of the SCI clock source = f
Bus
or CGMXCLK (selected by
ESCIBDSRC in the CONFIG2 register)
BPD = Baud rate register prescaler divisor
BD = Baud rate divisor
PD = Prescaler divisor
PDFA = Prescaler divisor fine adjust
Address: $0009
Bit 7654321Bit 0
Read:
PDS2 PDS1 PDS0 PSSB4 PSSB3 PSSB2 PSSB1 PSSB0
Write:
Reset:00000000
Figure 15-18. ESCI Prescaler Register (SCPSC)
Table 15-9. ESCI Prescaler Division Ratio
PS[2:1:0] Prescaler Divisor (PD)
0 0 0 Bypass this prescaler
001 2
010 3
011 4
100 5
101 6
110 7
111 8
Frequency of the SCI clock source
64 x BPD x BD x (PD + PDFA)
Baud rate =