Datasheet

Appendix: Changes from MC68HC912DG128
Technical Data MC68HC912DT128A — Rev 4.0
446 Appendix: Changes from MC68HC912DG128 MOTOROLA
22.2.7.6 SCF bit
In SCAN mode (SCAN bit = 1 in ATDxCTL5) the Sequence Complete
Flag (SCF bit in ATDSTATx) is set after completion of each conversion
sequence. Previously it was only set at the end of the first conversion
sequence.
To ensure compatibility the application should not rely on this flag being
set only once per SCAN mode.
22.2.7.7 ATDTESTx
Reading the ATDTESTx register in nornal modes returns the value of the
Successive Approximation Register (SAR). Previously it always read as
zero.
The RST bit in the ATDTESTx register can be written in normal modes
(in order to reset the ATD). Previously it was read only.
To ensure compatibility this register should not be read or written to.
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...