Datasheet

Development Support
Background Debug Mode
MC68HC912DT128A — Rev 4.0 Technical Data
MOTOROLA Development Support 405
SHADOW word (location $0FC0); otherwise some regular
EEPROM array locations will not be visible. At the next reset, the
high byte of the SHADOW word is loaded into the EEMCR
register. NOBDML bit in EEMCR will be cleared and BDM will not
be operational.
4. Protect the SHADOW word by setting SHPROT bit in EEPROT
register.
20.4.4.2 Disabling the BDM lockout
Disabling the BDM lockout is only possible in special modes
(SMODN=0) except in special single chip. Follow the same steps as for
enabling the BDM lockout, but erase the SHADOW word.
At the next reset, the high byte of SHADOW word is loaded into the
EEMCR register. NOBDML bit in EEMCR will be set and BDM becomes
operational.
NOTE: When the BDM lockout is enabled it is not possible to run code from the
reset vector in special single chip mode.
20.4.5 BDM Registers
Seven BDM registers are mapped into the standard 64-Kbyte address
space when BDM is active. Mapping is shown in Table 20-4.
The content of the INSTRUCTION register is determined by the type of
background command being executed.The STATUS register indicates
BDM operating conditions.The SHIFT register contains data being
received or transmitted via the serial interface. The ADDRESS register
Table 20-4. BDM registers
Address Register
$FF00 BDM Instruction Register
$FF01 BDM Status Register
$FF02 – $FF03 BDM Shift Register
$FF04 – $FF05 BDM Address Register
$FF06 BDM CCR Holding Register
Frees
cale Semiconductor,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...