Manualshelf

Datasheet

ManualsBrandsNXP SEMICONDUCTORS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller LQFP 64 (10x10) 8-Bit 20 MHz I/O number 57
311312313314315316317318319320
FTMx_OUTMASK field descriptions (continued)
Field Description
0 Channel output is not masked. It continues to operate normally.
1 Channel output is masked. It is forced to its inactive state.
4
CH4OM
Channel 4 Output Mask
Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate
normally).
0 Channel output is not masked. It continues to operate normally.
1 Channel output is masked. It is forced to its inactive state.
3
CH3OM
Channel 3 Output Mask
Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate
normally).
0 Channel output is not masked. It continues to operate normally.
1 Channel output is masked. It is forced to its inactive state.
2
CH2OM
Channel 2 Output Mask
Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate
normally).
0 Channel output is not masked. It continues to operate normally.
1 Channel output is masked. It is forced to its inactive state.
1
CH1OM
Channel 1 Output Mask
Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate
normally).
0 Channel output is not masked. It continues to operate normally.
1 Channel output is masked. It is forced to its inactive state.
0
CH0OM
Channel 0 Output Mask
Defines if the channel output is masked (forced to its inactive state) or unmasked (it continues to operate
normally).
0 Channel output is not masked. It continues to operate normally.
1 Channel output is masked. It is forced to its inactive state.
12.3.18 Function for Linked Channels (FTMx_COMBINEn)
This register contains the control bits used to configure the fault control, synchronization,
deadtime, dual edge capture mode, complementary, and combine features of channels (n)
and (n+1).
• COMBINE0 supports channels 0 and 1.
• COMBINE1 supports channels 2 and 3.
• COMBINE2 supports channels 4 and 5.
Chapter 12 FlexTimer Module (FTM)
MC9S08PA60 Reference Manual, Rev. 1, 9/2012
Freescale Semiconductor, Inc. 313