Datasheet

MC9S12DT128B Device User Guide — V01.09
A.7.2 Slave Mode
Figure A-7 and Figure A-8 illustrate the slave mode timing. Timing values are shown in Table A-19.
Figure A-7 SPI Slave Timing (CPHA = 0)
Figure A-8 SPI Slave Timing (CPHA =1)
SCK
(INPUT)
SCK
(INPUT)
MOSI
(INPUT)
MISO
(OUTPUT)
SS
(INPUT)
1
9
5 6
MSB IN
BIT 6 . . . 1
LSB IN
MSB OUT
SLAVE LSB OUT
BIT 6 . . . 1
10
4
4
2
7
(CPOL = 0)
(CPOL = 1)
3
12
SLAVE
12
11
10
11
8
SCK
(INPUT)
SCK
(INPUT)
MOSI
(INPUT)
MISO
(OUTPUT)
1
5 6
MSB IN
BIT 6 . . . 1
LSB IN
MSB OUT
SLAVE LSB OUT
BIT 6 . . . 1
4
4
9
11 12
10
(CPOL = 0)
(CPOL
= 1)
SS
(INPUT)
2
12 11
3
SLAVE
7
8
Freescale Semiconductor, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc
.
..