Datasheet

MC9S12E256 Data Sheet, Rev. 1.10
Freescale Semiconductor 21
Chapter 1
MC9S12E256 Device Overview (MC9S12E256DGV1)
1.1 Introduction
The MC9S12E256 is a 112/80 pin low cost general purpose MCU comprised of standard on-chip
peripherals including a 16-bit central processing unit (HCS12 CPU), 256K bytes of Flash EEPROM, 16K
bytes of RAM, three asynchronous serial communications interface modules (SCI), a serial peripheral
interface (SPI), an Inter-IC Bus (IIC), three 4-channel 16-bit timer modules (TIM), a 6-channel 15-bit
Pulse Modulator with Fault protection module (PMF), a 6-channel 8-bit Pulse Width Modulator (PWM),
a 16-channel 10-bit analog-to-digital converter (ADC), and two 1-channel 8-bit digital-to-analog
converters (DAC). The MC9S12E256 has full 16-bit data paths throughout. The inclusion of a PLL circuit
allows power consumption and performance to be adjusted to suit operational requirements. In addition to
the I/O ports available on each module, 16 dedicated I/O port bits are available with Wake-Up capability
from STOP or WAIT mode. Furthermore, an on chip bandgap based voltage regulator (VREG) generates
the internal digital supply voltage of 2.5V (VDD) from a 2.97V to 5.5V external supply range.
1.1.1 Features
• 16-bit HCS12 CORE
— HCS12 CPU
– Upward compatible with M68HC11 instruction set
– Interrupt stacking and programmer’s model identical to M68HC11
– Instruction queue
– Enhanced indexed addressing
— Module Mapping Control (MMC)
— Interrupt control (INT)
— Background Debug Module (BDM)
— Debugger (DBG12) including breakpoints and change-of-flow trace buffer
— Multiplexed External Bus Interface (MEBI)
• Wake-Up interrupt inputs
— Up to 16 port bits available for wake up interrupt function with digital filtering
• Memory
— 256K Byte Flash EEPROM
— 16K Byte RAM