Datasheet

Chapter 8 Pulse-Width Modulator (S12PWM8B8CV1)
MC9S12XDP512 Data Sheet, Rev. 2.21
368 Freescale Semiconductor
8.3.2.1 PWM Enable Register (PWME)
Each PWM channel has an enable bit (PWMEx) to start its waveform output. When any of the PWMEx
bits are set (PWMEx = 1), the associated PWM output is enabled immediately. However, the actual PWM
waveform is not available on the associated PWM output until its clock source begins its next cycle due to
the synchronization of PWMEx and the clock source.
NOTE
The first PWM cycle after enabling the channel can be irregular.
An exception to this is when channels are concatenated. Once concatenated mode is enabled (CONxx bits
set in PWMCTL register), enabling/disabling the corresponding 16-bit PWM channel is controlled by the
PWMPER7 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY0 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY1 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY2 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY3 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY4 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY5 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY6 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMDTY7 R
Bit 7 6 5 4 3 2 1 Bit 0
W
PWMSDN R
PWMIF PWMIE
0
PWMLVL
0 PWM7IN
PWM7INL PWM7ENA
W PWMRSTRT
1
Intended for factory test purposes only.
Register
Name
Bit 7 6 5 4 3 2 1 Bit 0
= Unimplemented or Reserved
Figure 8-2. PWM Register Summary (Sheet 3 of 3)