Chapter 18 Memory Mapping Control (S12XMMCV3)
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor 681
Figure 18-25. RAM write protection scheme
Table 18-22. RAM Write Protection Interrupt Vectors
Interrupt Source CCR Mask Local Enable
CPU access violation I Bit AVIE in RAMWPC
