Datasheet

256 KByte Flash Module (S12XFTMR256K1V1)
S12XS Family Reference Manual, Rev. 1.13
534 Freescale Semiconductor
During the reset sequence, the FOPT register is loaded from the Flash nonvolatile byte in the Flash
configuration field at global address 0x7F_FF0E located in P-Flash memory (see Table 18-3) as indicated
by reset condition F in Figure 18-22. If a double bit fault is detected while reading the P-Flash phrase
containing the Flash nonvolatile byte during the reset sequence, all bits in the FOPT register will be set.
18.3.2.16 Flash Reserved2 Register (FRSV2)
This Flash register is reserved for factory testing.
All bits in the FRSV2 register read 0 and are not writable.
18.3.2.17 Flash Reserved3 Register (FRSV3)
This Flash register is reserved for factory testing.
All bits in the FRSV3 register read 0 and are not writable.
18.3.2.18 Flash Reserved4 Register (FRSV4)
This Flash register is reserved for factory testing.
Table 18-27. FOPT Field Descriptions
Field Description
7–0
NV[7:0]
Nonvolatile Bits — The NV[7:0] bits are available as nonvolatile bits. Refer to the device user guide for proper
use of the NV bits.
Offset Module Base + 0x0011
76543210
R00000000
W
Reset 00000000
= Unimplemented or Reserved
Figure 18-23. Flash Reserved2 Register (FRSV2)
Offset Module Base + 0x0012
76543210
R00000000
W
Reset 00000000
= Unimplemented or Reserved
Figure 18-24. Flash Reserved3 Register (FRSV3)