Datasheet

System Integration Module
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
System Integration Module
8-12 MCF5206e USER’S MANUAL MOTOROLA
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
The IMR is a 16-bit read/write register. At system reset, all unreserved bits are initialized to
one.
8.3.2.5 INTERRUPT PENDING REGISTER (IPR). Each bit in the IPR corresponds to an
interrupt source. Table 8-5 indicates which pending bit is assigned to each of the interrupt
inputs.
When an interrupt is received, the interrupt controller sets the corresponding bit in the IPR.
For internal peripherals the corresponding bit in the IPR is set the CLK cycle after the internal
interrupt is asserted and is cleared when the internal interrupt is cleared. If the external
interrupts are programmed to be individual interrupts, the corresponding EINT bit is set the
CLK cycle after the external interrupt is internally synchronized and is cleared when the
external interrupt is cleared. If the external interrupts are programmed to be encoded
interrupt priority interrupts, the IPR bit will be set the CLK after the external interrupt is
internally synchronized and has been present for two CLK cycles. The IPR bit is cleared if
• The encoded interrupt priority level being driven on interrupt pins decreases in priority
• An interrupt acknowledge cycle is completed for an external interrupt that is not the
external interrupt level indicated on the external interrupt priority level signals.
Table 8-5. Interrupt Pending Register Bit Assignments
INTERRUPT SOURCE
INTERRUPT PENDING
REGISTER BIT LOCATION
External Interrupt Request 1
External Interrupt Priority Level 1
1
External Interrupt Priority Level 2 2
External Interrupt Priority Level 3 3
External Interrupt Request 4
External Interrupt Priority Level 4
4
External Interrupt Priority Level 5 5
External Interrupt Priority Level 6 6
External Interrupt Request 7
External Interrupt Priority Level 7
7
Software Watchdog Timer 8
Timer 1 9
Timer 2 10
MBUS (I
2
C)
11
UART 1 12
UART 2 13
DMA 0 14
DMA 1 15
DMA 1 DMA 0 UART 2 UART 1 MBUS TIMER 2 TIMER 1 SWT EINT7 EINT6 EINT5 EINT4 EINT3 EINT2 EINT1 -
1514131211109876543210
0011111111111110
RESET:
Interrupt Mask Register(IMR)
Address MBAR + $36
R/W
Fr
eescale S
emiconduct
or
, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...