Datasheet

Debug Support
MOTOROLA MCF5206e USER’S MANUAL 15-37
DDC–Debug Data Control
This 2-bit field provides configuration control for capturing operand data for display on the
DDATA port. The encoding is as follows:
00 = no operand data is displayed
01 = capture all internal write data
10 = capture all internal read data
11 = capture all internal read and write data
In all cases, the DDATA port displays the number of bytes defined by the operand reference
size, i.e., byte displays 8 bits, word displays 16 bits, and long displays 32 bits.
UHE-User Halt Enable
This bit selects the CPU privilege level required to execute the HALT instruction.
0 = HALT is a privileged, supervisor-only instruction
1 = HALT is a nonprivileged, supervisor/user instruction
BTB–Branch Target Bytes
This 2-bit field defines the number of bytes of branch target address to be displayed on the
DDATA outputs. The encoding is as follows:
00 = 0 bytes
01 = lower two bytes of the target address
10 = lower three bytes of the target address
11 = entire four-byte target address
The bytes are always displayed in a least-significant-to-most-significant order. The proces-
sor captures only those target addresses associated with taken branches using a variant ad-
dressing mode. This includes JMP and JSR instructions using address register indirect or
indexed addressing modes, all RTE and RTS instructions as well as all exception vectors.
NPL–Nonpipelined Mode
If set, this bit forces the processor core to operate in a nonpipeline mode of operation. In this
mode, the processor effectively executes a single instruction at a time with no overlap.
IPI–Ignore Pending Interrupts
If set, this bit forces the processor core to ignore any pending interrupt requests signalled
on KIPL[2:0] while executing in single-instruction-step mode.
SSM–Single-Step Mode
If set, this bit forces the processor core to operate in a single-instruction-step mode. While
in this mode, the processor executes a single instruction and then halts. While halted, any
of the BDM commands can be executed. On receipt of the GO command, the processor ex-
ecutes the next instruction and then halts again. This process continues until the single-in-
struction-step mode is disabled.
Reserved
All bits labeled Reserved or “0” are currently unused and reserved for future use. These bits
should always be written as 0.
Fr
eescale S
emiconduct
or
, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...