Datasheet

System Integration Module
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
System Integration Module
MOTOROLA MCF5206e USER’S MANUAL 8-11
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
1
IL[2:0] - Interrupt Level
These bits indicate the interrupt level assigned to each interrupt input. Level 7 is the highest
priority, level 1 is the lowest, and level 0 indicates that no interrupt is requested. For external
interrupts and SWT, the corresponding IL2-IL0 are reserved bits. If the ICRs are
programmed to have nonunique interrupt level and priority combination, unpredictable
results could occur.
NOTE
You should not program interrupts with the same level and
priority. Interrupts can have the same level but different
priorities. All level and priority combinations must be unique.
IP[1:0]- Interrupt Priority
These bits indicate the priority within an interrupt level assigned to each interrupt. You can
assign as many as four interrupts to the same interrupt level as long as they have unique
interrupt priorities. IP1-IP0 = 3 is the highest priority, and IP1-IP0 = 0 is the lowest priority
for a given interrupt level. If you program the ICRs to have nonunique interrupt level and
priority combination, unpredictable results could occur.
8.3.2.4 INTERRUPT MASK REGISTER (IMR). Each bit in the IMR corresponds to an
interrupt source. Table 8-4 indicates which mask bit is assigned to each of the interrupt
inputs.
You can mask an interrupt by setting the corresponding bit in the IMR and enable an
interrupt by clearing the corresponding bit in the IMR. When a masked interrupt occurs, the
corresponding bit in the IPR is still set, regardless of the setting of the IMR bit, but no
interrupt request is passed to the core processor.
Table 8-4. Interrupt Mask Register Bit Assignments
INTERRUPT SOURCE
I
NTERRUPT MASK REGISTER
BIT LOCATION
External Interrupt Request 1
External Interrupt Priority Level 1
1
External Interrupt Priority Level 2 2
External Interrupt Priority Level 3 3
External Interrupt Request 4
External Interrupt Priority Level 4
4
External Interrupt Priority Level 5 5
External Interrupt Priority Level 6 6
External Interrupt Request 7
External Interrupt Priority Level 7
7
Software Watchdog Timer 8
Timer 1 9
Timer 2 10
MBUS (I
2
C)
11
UART 1 12
UART 2 13
DMA 0 14
DMA 1 15
Fr
eescale S
emiconduct
or
, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...