Datasheet

Chapter 2. ColdFire Core 2-43
Instruction Timing
in the MAC execution pipeline.
2.7.2 Execution Timings—One-Operand Instructions
Table 2-13 shows standard timings for single-operand instructions.
2.7.3 Execution Timings—Two-Operand Instructions
Table 2-14 shows standard timings for two-operand instructions.
Table 2-12. MAC Move Execution Times
Opcode Í
Effective Address
Rn (An) (An)+ -(An) (d16,An) (d8,An,Xi*SF) (xxx).wl #<xxx>
move.l <ea>,ACC 1(0/0) — — — — — — 1(0/0)
move.l <ea>,MACSR 2(0/0) — — — — — — 2(0/0)
move.l <ea>,MASK 1(0/0) — — — — — — 1(0/0)
move.l ACC,Rx 3(0/0) — — — — — — —
move.l MACSR,CCR 3(0/0) — — — — — — —
move.l MACSR,Rx 3(0/0) — — — — — — —
move.l MASK,Rx 3(0/0) — — — — — — —
Table 2-13. One-Operand Instruction Execution Times
Opcode Í
Effective Address
Rn (An) (An)+ -(An) (d16,An) (d8,An,Xi*SF) (xxx).wl #xxx
clr.b Í 1(0/0) 1(0/1) 1(0/1) 1(0/1) 1(0/1) 2(0/1) 1(0/1) —
clr.w Í 1(0/0) 1(0/1) 1(0/1) 1(0/1) 1(0/1) 2(0/1) 1(0/1) —
clr.l Í 1(0/0) 1(0/1) 1(0/1) 1(0/1) 1(0/1) 2(0/1) 1(0/1) —
ext.w Dx 1(0/0) — — — — — — —
ext.l Dx 1(0/0) — — — — — — —
extb.l Dx 1(0/0) — — — — — — —
neg.l Dx 1(0/0) — — — — — — —
negx.l Dx 1(0/0) — — — — — — —
not.l Dx 1(0/0) — — — — — — —
scc Dx 1(0/0) — — — — — — —
swap Dx 1(0/0) — — — — — — —
tst.b Í 1(0/0) 4(1/0) 4(1/0) 4(1/0) 4(1/0) 5(1/0) 4(1/0) 1(0/0)
tst.w Í 1(0/0) 4(1/0) 4(1/0) 4(1/0) 4(1/0) 5(1/0) 4(1/0) 1(0/0)
tst.l Í 1(0/0) 3(1/0) 3(1/0) 3(1/0) 3(1/0) 4(1/0) 3(1/0) 1(0/0)
Fr
eescale S
emiconduct
or
, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...