Datasheet

5-24 MCF5307 User’s Manual
Background Debug Mode (BDM)
5.5.3.3.1 Read A/D Register (RAREG/RDREG)
Read the selected address or data register and return the 32-bit result. A bus error response
is returned if the CPU core is not halted.
Command/Result Formats:
Command Sequence:
Figure 5-19. RAREG/RDREG Command Sequence
Operand Data: None
Result Data: The contents of the selected register are returned as a longword
value, most-significant word first.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Command 0x2 0x1 0x8 A/D Register
Result D[31:16]
D[15:0]
Figure 5-18. RAREG/RDREG Command Format
XXX
MS RESULT
NEXT CMD
LS RESULT
RAREG/RDREG
???
XXX
BERR
NEXT CMD
"NOT READY"
Fr
eescale S
emiconduct
or
, I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
nc...