Datasheet

Part II. System Integration Module (SIM) II-iii
NOP No operation
PCLK Processor clock
PLL Phase-locked loop
POR Power-on reset
Rx Receive
SIM System integration module
SOF Start of frame
TAP Test access port
TTL Transistor-to-transistor logic
Tx Transmit
UART Universal asynchronous/synchronous receiver transmitter
Table II-i. Acronyms and Abbreviated Terms (Continued)
Term Meaning