Manualshelf

Information

ManualsBrandsNXP SEMICONDUCTORS ManualsMicrocontrollers, Microprocessors & QuartzesEmbedded microcontroller MAPBGA 144 (13x13) 32-Bit 100 MHz I/O number 104
1021102210231024102510261027102810291030
39.1.2.2 Wait mode
In wait mode, the LPTMR continues to operate normally and may be configured to exit
the low power mode by generating an interrupt request.
39.1.2.3 Stop mode
In stop mode, the LPTMR continues to operate normally and may be configured to exit
the low power mode by generating an interrupt request.
39.1.2.4 Low leakage modes
In low leakage modes, the LPTMR continues to operate normally and may be configured
to exit the low power mode by generating an interrupt request.
39.1.2.5 Debug modes
In debug mode, the LPTMR operates normally.
39.2 LPTMR signal descriptions
Table 39-1. LPTMR signal descriptions
Signal Description I/O
LPTMR_ALTn Pulse counter input pin I
LPTMR signal descriptions
K10 Sub-Family Reference Manual, Rev. 6, Nov 2011
1024 Freescale Semiconductor, Inc.