Information

Address: EWM_CTRL is 4006_1000h base + 0h offset = 4006_1000h
Bit 7 6 5 4 3 2 1 0
Read 0
INTEN INEN ASSIN EWMEN
Write
Reset
0 0 0 0 0 0 0 0
EWM_CTRL field descriptions
Field Description
7–4
Reserved
This read-only field is reserved and always has the value zero.
3
INTEN
Interrupt Enable.
This bit when set and EWM_out is asserted, an interrupt request is generated. To de-assert interrupt
request, user should clear this bit by writing 0.
2
INEN
Input Enable.
This bit when set, enables the EWM_in port.
1
ASSIN
EWM_in's Assertion State Select.
Default assert state of the EWM_in signal is logic zero. Setting ASSIN bit inverts the assert state to a logic
one.
0
EWMEN
EWM enable.
This bit when set, enables the EWM module. This resets the EWM counter to zero and deasserts the
EWM_out signal. Clearing EWMEN bit disables the EWM, and therefore it cannot be enabled until a reset
occurs, due to the write-once nature of this bit.
22.3.2 Service Register (EWM_SERV)
The SERV register provides the interface from the CPU to the EWM module. It is write-
only and reads of this register return zero.
Address: EWM_SERV is 4006_1000h base + 1h offset = 4006_1001h
Bit 7 6 5 4 3 2 1 0
Read 0
Write SERVICE
Reset
0 0 0 0 0 0 0 0
EWM_SERV field descriptions
Field Description
7–0
SERVICE
The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte
of 0xB4, followed by a second data byte of 0x2C. The EWM service is illegal if either of the following
conditions is true.
• The first or second data byte is not written correctly.
• The second data byte is not written within a fixed number of peripheral bus cycles of the first data
byte. This fixed number of cycles is called EWM_service_time.
Chapter 22 External Watchdog Monitor (EWM)
K20 Sub-Family Reference Manual, Rev. 2, Feb 2012
Freescale Semiconductor, Inc. 401