Information

121
MAP
BGA
100
LQFP
Pin Name Default ALT0 ALT1 ALT2 ALT3 ALT4 ALT5 ALT6 ALT7 EzPort
H10 47 PTA17 ADC1_SE17 ADC1_SE17 PTA17 SPI0_SIN UART0_RTS_
b
I2S0_MCLK
L10 48 VDD VDD VDD
K10 49 VSS VSS VSS
L11 50 PTA18 EXTAL0 EXTAL0 PTA18 FTM0_FLT2 FTM_CLKIN0
K11 51 PTA19 XTAL0 XTAL0 PTA19 FTM1_FLT0 FTM_CLKIN1 LPTMR0_
ALT1
J11 52 RESET_b RESET_b RESET_b
G11 53 PTB0/
LLWU_P5
ADC0_SE8/
ADC1_SE8/
TSI0_CH0
ADC0_SE8/
ADC1_SE8/
TSI0_CH0
PTB0/
LLWU_P5
I2C0_SCL FTM1_CH0 FTM1_QD_
PHA
G10 54 PTB1 ADC0_SE9/
ADC1_SE9/
TSI0_CH6
ADC0_SE9/
ADC1_SE9/
TSI0_CH6
PTB1 I2C0_SDA FTM1_CH1 FTM1_QD_
PHB
G9 55 PTB2 ADC0_SE12/
TSI0_CH7
ADC0_SE12/
TSI0_CH7
PTB2 I2C0_SCL UART0_RTS_
b
FTM0_FLT3
G8 56 PTB3 ADC0_SE13/
TSI0_CH8
ADC0_SE13/
TSI0_CH8
PTB3 I2C0_SDA UART0_CTS_
b/
UART0_COL_
b
FTM0_FLT0
F11 — PTB6 ADC1_SE12 ADC1_SE12 PTB6 FB_AD23
E11 — PTB7 ADC1_SE13 ADC1_SE13 PTB7 FB_AD22
D11 — PTB8 DISABLED PTB8 UART3_RTS_
b
FB_AD21
E10 57 PTB9 DISABLED PTB9 SPI1_PCS1 UART3_CTS_
b
FB_AD20
D10 58 PTB10 ADC1_SE14 ADC1_SE14 PTB10 SPI1_PCS0 UART3_RX FB_AD19 FTM0_FLT1
C10 59 PTB11 ADC1_SE15 ADC1_SE15 PTB11 SPI1_SCK UART3_TX FB_AD18 FTM0_FLT2
— 60 VSS VSS VSS
— 61 VDD VDD VDD
B10 62 PTB16 TSI0_CH9 TSI0_CH9 PTB16 SPI1_SOUT UART0_RX FB_AD17 EWM_IN
E9 63 PTB17 TSI0_CH10 TSI0_CH10 PTB17 SPI1_SIN UART0_TX FB_AD16 EWM_OUT_b
D9 64 PTB18 TSI0_CH11 TSI0_CH11 PTB18 CAN0_TX FTM2_CH0 I2S0_TX_
BCLK
FB_AD15 FTM2_QD_
PHA
C9 65 PTB19 TSI0_CH12 TSI0_CH12 PTB19 CAN0_RX FTM2_CH1 I2S0_TX_FS FB_OE_b FTM2_QD_
PHB
F10 66 PTB20 DISABLED PTB20 FB_AD31 CMP0_OUT
F9 67 PTB21 DISABLED PTB21 FB_AD30 CMP1_OUT
F8 68 PTB22 DISABLED PTB22 FB_AD29 CMP2_OUT
E8 69 PTB23 DISABLED PTB23 SPI0_PCS5 FB_AD28
B9 70 PTC0 ADC0_SE14/
TSI0_CH13
ADC0_SE14/
TSI0_CH13
PTC0 SPI0_PCS4 PDB0_EXTRG FB_AD14 I2S0_TXD1
D8 71 PTC1/
LLWU_P6
ADC0_SE15/
TSI0_CH14
ADC0_SE15/
TSI0_CH14
PTC1/
LLWU_P6
SPI0_PCS3 UART1_RTS_
b
FTM0_CH0 FB_AD13 I2S0_TXD0
Pinout
K20 Sub-Family Data Sheet, Rev. 3, 11/2012.
Freescale Semiconductor, Inc. 67