Information

42.5.26 USB OTG Control register (USBx_CONTROL)
Address: 4007_2000h base + 108h offset = 4007_2108h
Bit 7 6 5 4
Read 0
DPPULLUPNONOTG
Write
Reset
0 0 0 0
Bit
3 2 1 0
Read 0
Write
Reset
0 0 0 0
USBx_CONTROL field descriptions
Field Description
7–5
Reserved
This field is reserved.
This read-only field is reserved and always has the value 0.
4
DPPULLUPNONOTG
Provides control of the DP Pullup in the USB OTG module, if USB is configured in non-OTG device
mode.
0 DP Pullup in non-OTG device mode is not enabled.
1 DP Pullup in non-OTG device mode is enabled.
3–0
Reserved
This field is reserved.
This read-only field is reserved and always has the value 0.
42.5.27 USB Transceiver Control Register 0 (USBx_USBTRC0)
Address: 4007_2000h base + 10Ch offset = 4007_210Ch
Bit 7 6 5 4
Read 0
USBRESMEN
0
Write USBRESET
Reset
0 0 0 0
Bit
3 2 1 0
Read 0 SYNC_DET USB_RESUME_INT
Write
Reset
0 0 0 0
USBx_USBTRC0 field descriptions
Field Description
7
USBRESET
USB Reset
Generates a hard reset to the USB_OTG module. After this bit is set and the reset occurs, this bit is
automatically cleared.
Table continues on the next page...
Memory map/Register definitions
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
1060
Preliminary
Freescale Semiconductor, Inc.
General Business Information