Information
UART memory map (continued)
Absolute
address
(hex)
Register name
Width
(in bits)
Access Reset value
Section/
page
4006_A02C UART CEA709.1-B Status Register (UART0_S4) 8 R/W 00h
48.3.43/
1317
4006_A02D UART CEA709.1-B Received Packet Length (UART0_RPL) 8 R 00h
48.3.44/
1318
4006_A02E
UART CEA709.1-B Received Preamble Length
(UART0_RPREL)
8 R 00h
48.3.45/
1319
4006_A02F UART CEA709.1-B Collision Pulse Width (UART0_CPW) 8 R/W 00h
48.3.46/
1319
4006_A030
UART CEA709.1-B Receive Indeterminate Time
(UART0_RIDT)
8 R/W 00h
48.3.47/
1319
4006_A031
UART CEA709.1-B Transmit Indeterminate Time
(UART0_TIDT)
8 R/W 00h
48.3.48/
1320
4006_B000 UART Baud Rate Registers: High (UART1_BDH) 8 R/W 00h 48.3.1/1280
4006_B001 UART Baud Rate Registers: Low (UART1_BDL) 8 R/W 04h 48.3.2/1281
4006_B002 UART Control Register 1 (UART1_C1) 8 R/W 00h 48.3.3/1282
4006_B003 UART Control Register 2 (UART1_C2) 8 R/W 00h 48.3.4/1283
4006_B004 UART Status Register 1 (UART1_S1) 8 R C0h 48.3.5/1285
4006_B005 UART Status Register 2 (UART1_S2) 8 R/W 00h 48.3.6/1288
4006_B006 UART Control Register 3 (UART1_C3) 8 R/W 00h 48.3.7/1290
4006_B007 UART Data Register (UART1_D) 8 R/W 00h 48.3.8/1291
4006_B008 UART Match Address Registers 1 (UART1_MA1) 8 R/W 00h 48.3.9/1292
4006_B009 UART Match Address Registers 2 (UART1_MA2) 8 R/W 00h
48.3.10/
1293
4006_B00A UART Control Register 4 (UART1_C4) 8 R/W 00h
48.3.11/
1293
4006_B00B UART Control Register 5 (UART1_C5) 8 R/W 00h
48.3.12/
1294
4006_B00C UART Extended Data Register (UART1_ED) 8 R 00h
48.3.13/
1295
4006_B00D UART Modem Register (UART1_MODEM) 8 R/W 00h
48.3.14/
1296
4006_B00E UART Infrared Register (UART1_IR) 8 R/W 00h
48.3.15/
1297
4006_B010 UART FIFO Parameters (UART1_PFIFO) 8 R/W See section
48.3.16/
1298
4006_B011 UART FIFO Control Register (UART1_CFIFO) 8 R/W 00h
48.3.17/
1299
4006_B012 UART FIFO Status Register (UART1_SFIFO) 8 R/W C0h
48.3.18/
1300
4006_B013 UART FIFO Transmit Watermark (UART1_TWFIFO) 8 R/W 00h
48.3.19/
1301
4006_B014 UART FIFO Transmit Count (UART1_TCFIFO) 8 R 00h
48.3.20/
1302
Table continues on the next page...
Memory map and registers
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
1272
Preliminary
Freescale Semiconductor, Inc.
General Business Information