Information

48.4.5.3 Timing examples
Timing examples of these configurations in the NRZ mark/space data format are
illustrated in the following figures. The timing examples show all of the configurations in
the following sub-sections along with the LSB and MSB first variations.
48.4.5.3.1 Eight-bit format with parity disabled
The most significant bit can be used for address mark wakeup.
BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7
STOP
BIT
ADDRESS
MARK
START
BIT
START
BIT
Figure 48-300. Eight bits of data with LSB first
BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
STOP
BIT
ADDRESS
MARK
START
BIT
START
BIT
Figure 48-301. Eight bits of data with MSB first
48.4.5.3.2 Eight-bit format with parity enabled
BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6
STOP
BIT
START
BIT
START
BIT
PARITY
Figure 48-302. Seven bits of data with LSB first and parity
BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0
STOP
BIT
START
BIT
START
BIT
PARITY
Figure 48-303. Seven bits of data with MSB first and parity
48.4.5.3.3 Nine-bit format with parity disabled
The most significant bit can be used for address mark wakeup.
BIT 0 BIT 1 BIT 2 BIT 3 BIT 4 BIT 5 BIT 6 BIT 7
BIT 8
STOP
BIT
ADDRESS
MARK
START
BIT
START
BIT
Figure 48-304. Nine bits of data with LSB first
BIT 8 BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1
BIT 0
STOP
BIT
ADDRESS
MARK
START
BIT
START
BIT
Figure 48-305. Nine bits of data with MSB first
Chapter 48 Universal Asynchronous Receiver/Transmitter (UART)
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
Freescale Semiconductor, Inc.
Preliminary
1349
General Business Information