Information

Data FIFO
49.4.5.1 Data alignment
Each transmit and receive channel includes a FIFO of size 8 × 32-bit. The FIFO data is
accessed using the SAI Transmit/Receive Data Registers. Data in the FIFO can be
aligned anywhere within the 32-bit wide register through the use of the First Bit Shifted
configuration field, which selects the bit index (between 31 and 0) of the first bit shifted.
Examples of supported data alignment and the required First Bit Shifted configuration are
illustrated in Figure 49-59 for LSB First configurations and Figure 49-60 for MSB First
configurations.
Figure 49-59. SAI first bit shifted, LSB first
Figure 49-60. SAI first bit shifted, MSB first
49.4.5
Data FIFO
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
1398
Preliminary
Freescale Semiconductor, Inc.
General Business Information