Information

3.9.5.2 UART wakeup
The UART can be configured to generate an interrupt/wakeup on the first active edge that
it receives.
3.9.5.3 UART interrupts
The UART has multiple sources of interrupt requests. However, some of these sources
are OR'd together to generate a single interrupt request. See below for the mapping of the
individual interrupt sources to the interrupt request:
The status interrupt combines the following interrupt sources:
Source UART 0 UART 1 UART 2 UART 3 UART 4
Transmit data
empty
x x x x x
Transmit complete x x x x x
Idle line x x x x x
Receive data full x x x x x
LIN break detect x x x x x
RxD pin active
edge
x x x x x
Initial character
detect
x — — — —
The error interrupt combines the following interrupt sources:
Source UART 0 UART 1 UART 2 UART 3 UART 4
Receiver overrun x x x x x
Noise flag x x x x x
Framing error x x x x x
Parity error x x x x x
Transmitter buffer
overflow
x x x x x
Receiver buffer
underflow
x x x x x
Transmit threshold
(ISO7816)
x — — — —
Receiver threshold
(ISO7816)
x — — — —
Wait timer
(ISO7816)
x — — — —
Table continues on the next page...
Communication interfaces
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
140
Preliminary
Freescale Semiconductor, Inc.
General Business Information