Information

6. RTC_CLKOUT is not available.
7. CMP in stop or VLPS supports high speed or low speed external pin to pin or external pin to DAC compares. CMP in LLS
or VLLSx only supports low speed external pin to pin or external pin to DAC compares. Windowed, sampled & filtered
modes of operation are not available while in stop, VLPS, LLS, or VLLSx modes.
8. TSI wakeup from LLS and VLLSx modes is limited to a single selectable pin.
7.7 Clock Gating
To conserve power, the clocks to most modules can be turned off using the SCGCx
registers in the SIM module. These bits are cleared after any reset, which disables the
clock to the corresponding module. Prior to initializing a module, set the corresponding
bit in the SCGCx register to enable the clock. Before turning off the clock, make sure to
disable the module. For more details, refer to the clock distribution and SIM chapters.
Clock Gating
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
196
Preliminary
Freescale Semiconductor, Inc.
General Business Information