Information

Section number Title Page
37.4.3 Counter.........................................................................................................................................................888
37.4.4 Input Capture mode......................................................................................................................................893
37.4.5 Output Compare mode.................................................................................................................................896
37.4.6 Edge-Aligned PWM (EPWM) mode...........................................................................................................897
37.4.7 Center-Aligned PWM (CPWM) mode........................................................................................................899
37.4.8 Combine mode.............................................................................................................................................901
37.4.9 Complementary mode..................................................................................................................................909
37.4.10 Registers updated from write buffers...........................................................................................................910
37.4.11 PWM synchronization..................................................................................................................................912
37.4.12 Inverting.......................................................................................................................................................928
37.4.13 Software output control................................................................................................................................929
37.4.14 Deadtime insertion.......................................................................................................................................931
37.4.15 Output mask.................................................................................................................................................934
37.4.16 Fault control.................................................................................................................................................935
37.4.17 Polarity control.............................................................................................................................................938
37.4.18 Initialization.................................................................................................................................................939
37.4.19 Features priority...........................................................................................................................................939
37.4.20 Channel trigger output.................................................................................................................................940
37.4.21 Initialization trigger......................................................................................................................................941
37.4.22 Capture Test mode.......................................................................................................................................943
37.4.23 DMA............................................................................................................................................................944
37.4.24 Dual Edge Capture mode.............................................................................................................................945
37.4.25 Quadrature Decoder mode...........................................................................................................................952
37.4.26 BDM mode...................................................................................................................................................957
37.4.27 Intermediate load..........................................................................................................................................958
37.4.28 Global time base (GTB)...............................................................................................................................960
37.5 Reset overview..............................................................................................................................................................961
37.6 FTM Interrupts..............................................................................................................................................................963
37.6.1 Timer Overflow Interrupt.............................................................................................................................963
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
32
Preliminary
Freescale Semiconductor, Inc.
General Business Information