Information

16.3 Memory map/register definition
The LLWU includes the following registers:
• Five 8-bit wakeup source enable registers
• Enable external pin input sources
• Enable internal peripheral sources
• Three 8-bit wakeup flag registers
• Indication of wakeup source that caused exit from a low-leakage power mode
includes external pin or internal module interrupt
• Two 8-bit wakeup pin filter enable registers
• One 8-bit RESET pin filter enable register
NOTE
All LLWU registers are reset by Chip Reset not VLLS and by
reset types that trigger Chip Reset not VLLS. Each register's
displayed reset value represents this subset of reset types.
LLWU registers are unaffected by reset types that do not trigger
Chip Reset not VLLS. For more information about the types of
reset on this chip, refer to the Introduction details.
LLWU memory map
Absolute
address
(hex)
Register name
Width
(in bits)
Access Reset value
Section/
page
4007_C000 LLWU Pin Enable 1 register (LLWU_PE1) 8 R/W 00h 16.3.1/328
4007_C001 LLWU Pin Enable 2 register (LLWU_PE2) 8 R/W 00h 16.3.2/329
4007_C002 LLWU Pin Enable 3 register (LLWU_PE3) 8 R/W 00h 16.3.3/330
4007_C003 LLWU Pin Enable 4 register (LLWU_PE4) 8 R/W 00h 16.3.4/331
4007_C004 LLWU Module Enable register (LLWU_ME) 8 R/W 00h 16.3.5/332
4007_C005 LLWU Flag 1 register (LLWU_F1) 8 R/W 00h 16.3.6/334
4007_C006 LLWU Flag 2 register (LLWU_F2) 8 R/W 00h 16.3.7/335
4007_C007 LLWU Flag 3 register (LLWU_F3) 8 R/W 00h 16.3.8/337
4007_C008 LLWU Pin Filter 1 register (LLWU_FILT1) 8 R/W 00h 16.3.9/339
4007_C009 LLWU Pin Filter 2 register (LLWU_FILT2) 8 R/W 00h 16.3.10/340
4007_C00A LLWU Reset Enable register (LLWU_RST) 8 R/W 02h 16.3.11/341
Chapter 16 Low-Leakage Wakeup Unit (LLWU)
K20 Sub-Family Reference Manual, Rev. 1.1, Dec 2012
Freescale Semiconductor, Inc.
Preliminary
327
General Business Information